# MEMORY DATABOOK

# NATIONAL SEMICONDUCTOR





# Edge Index by Product Family

This is National's 1977 Memory handbook containing information on MOS and Bipolar Memory Components, Systems, Application Notes and Support Circuits. For detailed information on Interface Circuits and other major product lines, contact a National sales office, representative, or distributor.

MOS RAMs **Bipolar RAMs CMOS RAMs MOS EPROMs Bipolar PROMs** MOS ROMs **Bipolar ROMs Shift Registers Memory Systems** Interface **App Notes/Briefs**  1

2

<u>ي</u>

4

5

6

7

8

9

10

11

© National Semiconductor Corporation 2900 Semiconductor Drive, Santa Clara, California (408) 737-5000/TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry. Manufactured under one or more of the following U.S. patents 3083262, 3189758, 3231797, 3303356, 3317671, 3323071, 3381071, 3408542, 3421025, 3426423, 3440498, 3518750, 3519897, 3557431, 3560765, 3566218, 3571630, 3575609, 3579059, 3593069, 3597640, 3607469, 3617859, 3631312, 3633052, 3638131, 3648071, 3651565,

# **Table of Contents**

Edge Index by Product Family Alpha-Numerical Index RAM Cross Reference Guide Bipolar RAM Cross Reference Guide Bipolar PROM Cross Reference Guide Bipolar PROM/ROM Selection Guide	1 9 13 14 15 16
Section 1—MOS RAMs	
MM2102MD, MM2102-2MD 1024-Bit (1024 x 1) Static, Military Temperature Range.  MM2111, MM2111-1, MM2111-2 1024-Bit (256 x 4) Static with Common Data I/O.  MM2112, MM2112-2 1024-Bit (256 x 4) Static with Common Data I/O.  MM4250 256-Bit (256 x 1) Static, Military Temperature Range.  MM5269 1024-Bit (256 x 4) Static with On-Chip Registers.  MM4270 4096-Bit (4096 x 1) TRI-SHARETM Port, Dynamic.  MM5270 4096-Bit (4096 x 1) TRI-SHARETM Port, Dynamic.  MM5270A 4096-Bit (4096 x 1) Dynamic.  MM5271 4096-Bit (4096 x 1) Fully TTL Compatible, Dynamic.  MM5271 4096-Bit (4096 x 1) TRI-SHARETM Port, Dynamic.  MM5271A 4096-Bit (4096 x 1) TRI-SHARETM Port, Dynamic.  MM4280 4096-Bit (4096 x 1) Dynamic.  MM5280 4096-Bit (4096 x 1) Dynamic.  MM5280 4096-Bit (4096 x 1) Dynamic.  MM5280A 4096-Bit (4096 x 1) Dynamic.	
Section 2—Bipolar RAMs	
DM54S206/DM74S206 256-Bit (256 x 1) Open-Collector Schottky	2-1 2-4 2-7 2-11 2-15 2-19

Table of Contents (Continued)	
Section 2—Bipolar RAMs (Continued)	
DM54S289/DM74S289 64-Bit (16 x 4) Open-Collector Schottky.  DM85S68 64-Bit (16 x 4) Schottky Edge-Triggered Register  DM7599/DM8599 64-Bit (16 x 4) TRI-STATE®  DM93415, DM93415A 1024-Bit (1024 x 1) TTL, Fully Decoded  DM93425, DM93425A 1024-Bit (1024 x 1) TTL, Fully Decoded	2-25 2-29 2-33
Section 3—CMOS RAMs	
MM54C89/MM74C89 64-Bit (16 x 4) TRI-STATE®.  MM54C200/MM74C200 256-Bit (256 x 1) TRI-STATE®.  MM54C910/MM74C910 256-Bit (256 x 1) TRI-STATE®.  MM54C920/MM74C920 1024-Bit (256 x 4) Static Silicon Gate.  MM54C921/MM74C921 1024-Bit (256 x 4) Static Silicon Gate.  MM54C929/MM74C929 1024-Bit (1024 x 1) Static Silicon Gate.  MM54C930/MM74C930 1024-Bit (1024 x 1) Static Silicon Gate.	3-12 3-19
Section 4-MOS EPROMs	i.
MM1702A 2048-Bit (256 x 8) Electrically Programmable and Erasable ROM.  MM2704 4096-Bit (512 x 8) UV Erasable and Electrically Programmable  MM2708 8192-Bit (1024 x 8) UV Erasable and Electrically Programmable  MM4203/MM5203 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable and Erasable ROM.  MM4204/MM5204 4096-Bit (512 x 8) Electrically Programmable and Erasable ROM.	
Section 5—Bipolar PROMs	
DM54S573/DM74S573 4096-Bit (1024 x 4) TRI-STATE® Schottky	5-18 5-20 5-23 5-26 5-26 5-28 5-28 5-30
Section 6-MOS ROMs	
MM4210/MM5210 1024-Bit (256 x 4) Mask Programmable	6-24 6-26

# Table of Contents (Continued)

# Section 6-MOS ROMs (Continued)

MM4220/MM5220 1024-Bit (128 x 8 or 256 x 4) Mask Programmable	3-30
MM4220AP/MM5220AP BCDIC to ASCII Code Converter	6-34
MM4220BM/MM5220BM Sine Look-Up Table	6-36
MM4220DF/MM5220DF "Quick Brown Fox" Generator	
	6-42
	6-45
MM4221/MM5221 1024-Bit (128 x 8 or 256 x 4) Mask Programmable	6-48
MM4221RR/MM5221RR ASCII-7 to EBCDIC Code Converter	6-52
MM4230/MM5230 2048-Bit (256 x 8 or 512 x 4) Mask Programmable	6-55
MM4230BO/MM5230BO Hollerith to ASCII Code Converter	6-59
MM4230KP/MM5230KP ASCII-7 to Selectric Code Converter	
MM4231/MM5231 2048-Bit (256 x 8 or 512 x 4) Mask Programmable	
MM4231CMU/MM5231CMU Hollerith to ASCII Code Converter	
MM4231RP/MM5231RP EBCDIC to ASCII-7 Code Converter	
MM4232/MM5232 4096-Bit (512 x 8 or 1k x 4) Mask Programmable	6-73
MM4232AEI/MM5232AEI Sine Look-Up Table	
MM4232AEJ/MM5232AEJ Sine Look-Up Table	
MM4232AEK/MM5232AEK Sine Look-Up Table.	
MM4240/MM5240 2560-Bit (64—8 x 5) Static Character Generator 6-79, 1	
MM4240AA/MM5240AA ASCII-7 Upper Case, Horizontal Scan Character Generator 6-79, 1	
MM4240AE/MM5240AE ASCII-7 Lower Case, Horizontal Scan Character Generator 6-79, 1	
MM4240ABU/MM5240ABU Hollerith Character Generator	
MM4240ABZ/MM5240ABZ EBCDIC-8 Character Generator	
MM4240ACA/MM5240ACA EBCDIC Character Generator 6-86, 1	
MM4241/MM5241 3072-Bit (64 x 6 x 8) Mask Programmable 6-87, 1	
MM4241ABL/MM5241ABL ASCII-7 Vertical Scan Character Generator 6-87, 1	
MM4241ABV/MM5241ABV ECMA-7 Scandinavian Vertical Scan Character Generator 6-87, 1	
MM4241ABW/MM5241ABW ECMA-7 German Vertical Scan Character Generator 6-87, 1	
MM4241ABX/MM5241ABX ECMA-7 European Vertical Scan Character Generator 6-87, 1	
MM4241ABY/MM5241ABY ECMA-7 Spanish Vertical Scan Character Generator 6-87, 1	
MM4241ABY/MM5241ABY ECMA-7 Spanish Vertical Scan Character Generator 6-87, 1	
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable       6         MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable       8         MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable       8         MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable       6         MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable       6         SK0003 Sine/Cosine Look-Up Table       6-114	6-90 6-5 6-8 6-94 6-94
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable       6         MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable       8         MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable       8         MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable       6         MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable       6         SK0003 Sine/Cosine Look-Up Table       6-114	6-90 6-5 6-8 6-94 6-94
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable       6         MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable       8         MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable       8         MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable       6         MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable       6         SK0003 Sine/Cosine Look-Up Table       6-114,	6-90 6-5 6-8 6-94 6-94
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable       6         MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable       8         MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable       8         MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable       6         MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable       6         SK0003 Sine/Cosine Look-Up Table       6-114	6-90 6-5 6-8 6-94 6-94
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-1 7-5 7-8
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-1 7-5 7-8 7-11
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-1 7-5 7-8 7-11 7-13
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-1 7-5 7-8 7-11 7-13
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-1 7-5 7-8 7-11 7-13 7-15 7-13
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-1 7-5 7-8 7-11 7-13 7-15 7-13
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-1 7-5 7-8 7-11 7-13 7-15 7-13 7-15 7-17
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-1 7-5 7-8 7-11 7-13 7-15 7-13 7-15 7-17
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 111-1 7-15 7-15 7-13 7-15 7-17 7-17 7-17
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 111-1 7-1 7-15 7-15 7-17 7-17 7-19 7-19
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-15 7-15 7-15 7-15 7-15 7-15 7-17 7-19 7-19
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable	6-90 6-5 6-8 6-94 6-94 11-1 7-15 7-15 7-15 7-13 7-15 7-17 7-17 7-19 7-19 7-26 7-11
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable       6         MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable       6         MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable       6         MM4244/MM5244 16,384-Bit (2048 x 8) Mask Programmable       6         MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable       6         SK0003 Sine/Cosine Look-Up Table       6-114,         Section 7—Bipolar ROMs         DM5488/DM7488 256-Bit (32 x 8) Open-Collector Mask Programmable         DM54187/DM74187 1024-Bit (256 x 4) Open-Collector Mask Programmable       0         DM54187/DM74L187A 1024-Bit (256 x 4) Open-Collector Schottky Mask Programmable       0         DM54S187/DM74S187 1024-Bit (256 x 4) Open-Collector Schottky       0         DM54S271/DM74S271 2048-Bit (512 x 4) Open-Collector Schottky       0         DM54S271/DM74S370 2048-Bit (512 x 4) TRI-STATE® Schottky       0         DM54S370/DM74S371 2048-Bit (256 x 8) TRI-STATE® Schottky       0         DM75S28/DM85S28 8192-Bit (1024 x 8) TRI-STATE® Schottky       0         DM7557/DM8575 Programmable Logic Array       0         DM7575/DM8579 7 1024-Bit (256 x 4) TRI-STATE® Mask Programmable       0         DM7599/DM8599 1024-Bit (256 x 4) TRI-STATE® Mask Programmable       0         DM7599/DM8599 256-Bit (32 x 8) TRI-STATE® Mask Programmable       0 <td>6-90 6-5 6-8 6-94 6-94 11-1 7-15 7-17 7-13 7-15 7-17 7-19 7-19 7-26 7-11</td>	6-90 6-5 6-8 6-94 6-94 11-1 7-15 7-17 7-13 7-15 7-17 7-19 7-19 7-26 7-11
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable (MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable (MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable (MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable (MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable (MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable (MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable (MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable (MM4247/MM5247 16,384-Bit (256 x 4) Mask Programmable (MM4247/MM74187 1024-Bit (256 x 4) Open-Collector Mask Programmable (MM54187/DM74187 1024-Bit (256 x 4) Low Power Open-Collector Mask Programmable (MM54187/DM74187 1024-Bit (256 x 4) Open-Collector Schottky Mask Programmable (MM545187/DM74517 1024-Bit (256 x 4) Open-Collector Schottky (Mask Programmable (256 x 2) Open-Collector Schottky (Mask Programmable (256 x 3) Open-Collector Schottky (Mask Programmable (256 x 3) Open-Collector Schottky (MM545371/DM74S371 2048-Bit (256 x 8) TRI-STATE® Schottky (MM545371/DM74S371 2048-Bit (256 x 8) TRI-STATE® Schottky (MM5528/DM85529 8192-Bit (1024 x 8) TRI-STATE® Schottky (MM5529/DM85529 8192-Bit (1024 x 8) Open-Collector Schottky (MM5529/DM85529 8192-Bit (1024 x 8) Open-Collector Schottky (MM5529/DM8576 Programmable Logic Array (MM5597/DM8597 1024-Bit (256 x 4) TRI-STATE® Mask Programmable (MM5597/DM8597 1024-Bit (256 x 4) TRI-STATE® Schottky (Mask Programmable (MM5597/DM8597 1024-Bit (256 x 4) TRI-STATE® Mask Programmable (MM5597/DM8598 256-Bit (32 x 8) TRI-STATE® Mask Programmable (MM5598/DM8598 256-Bit (32 x 8) TRI-STATE® Mask Programmable (MM5598/DM5598/DM5598 256-Bit (32 x 8) TRI-STATE® Mask Programmable (MM5598/DM5598/DM5598 256-Bit (32 x 8) TRI-STATE® (Mm5598/DM559	6-90 6-5 6-8 6-94 6-94 11-1 7-15 7-17 7-13 7-15 7-17 7-19 7-19 7-26 7-11 7-29 7-35
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable       6         MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable       6         MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable       6         MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable       6         MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable       6         SK0003 Sine/Cosine Look-Up Table       6-114,         Section 7—Bipolar ROMs         DM5488/DM7488 256-Bit (32 x 8) Open-Collector Mask Programmable         DM54187/DM74187 1024-Bit (256 x 4) Open-Collector Mask Programmable       0         DM54187/DM74L187A 1024-Bit (256 x 4) Deen-Collector Schottky Mask Programmable       7         DM54S187/DM74S17 1024-Bit (256 x 4) Open-Collector Schottky Mask Programmable       7         DM54S270/DM74S270 2048-Bit (512 x 4) Open-Collector Schottky       7         DM54S271/DM74S271 2048-Bit (526 x 8) Open-Collector Schottky       7         DM54S371/DM74S371 2048-Bit (256 x 8) TRI-STATE® Schottky       7         DM75S28/DM85S28 B192-Bit (1024 x 8) TRI-STATE® Schottky       7         DM75S29/DM85S29 8192-Bit (1024 x 8) Open-Collector Schottky       7         DM75F3/DM8597 Programmable Logic Array       7         DM75S97/DM8597 1024-Bit (256 x 4) TRI-STATE® Schottky Mask Programmable       7         DM75S98/DM8598 256-Bit (32 x 8) TRI-STATE® Schottky Mask Progr	6-90 6-5 6-8 6-94 11-1 7-15 7-15 7-17 7-17 7-17 7-19 7-19 7-29 7-35 7-47
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable       6         MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable       6         MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable       6         MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable       6         MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable       6         SK0003 Sine/Cosine Look-Up Table       6-114,         Section 7—Bipolar ROMs         DM5488/DM7488 256-Bit (32 x 8) Open-Collector Mask Programmable         DM548187/DM74187 1024-Bit (256 x 4) Open-Collector Mask Programmable         DM54187A/DM74L187A 1024-Bit (256 x 4) Open-Collector Schottky Mask Programmable         DM54S187/DM74S187 1024-Bit (256 x 4) Open-Collector Schottky         DM54S270/DM74S270 2048-Bit (512 x 4) Open-Collector Schottky         DM54S371/DM74S271 2048-Bit (256 x 8) Open-Collector Schottky         DM54S371/DM74S371 2048-Bit (512 x 4) TRI-STATE® Schottky         DM75S28/DM85S28 8192-Bit (1024 x 8) TRI-STATE® Schottky         DM75S76/DM8575 Programmable Logic Array         DM75S97/DM8597 1024-Bit (256 x 4) TRI-STATE® Schottky Mask Programmable         DM75S97/DM8597 1024-Bit (256 x 4) TRI-STATE® Schottky Mask Programmable         DM75S97/DM8597 1024-Bit (256 x 4) TRI-STATE® Low Power Mask Programmable         DM7598/DM8598 256-Bit (32 x 8)	6-90 6-5 6-8 6-94 6-94 11-1 7-15 7-17 7-13 7-15 7-17 7-19 7-19 7-26 7-11 7-29 7-35

### Table of Contents (Continued) Section 8-Shift Registers MM1403A Dual 512-Bit Dynamic..... 8-1 MM1404A 1024-Bit Dynamic ...... 8-1 MM4016/MM5016 512-Bit Dynamic..... 8-5 8-1 8-8 8-8 MM4027/MM5027 2048-Bit Dynamic..... 8-8 MM5054 Dual 64/72/80-Bit Static 8-16 MM4104/MM5104 Multiple Length. Electrically Adjustable.......8-33 Section 9-Memory Systems 9-1 NS3-1 Bulk Storage Memory..... 9-3 NSII Memory Series ..... 9-5 9-6 9-7 NS32 Memory Card. 9-8 NS400-N Series Memory Cards 9-9 Section 10—Interface DS0025/DS0025C 2-Phase MOS Clock Driver..... DS0026 5 MHz 2-Phase MOS Clock Driver 10-2 10-3

# Table of Contents (Continued)

# Section 10—Interface (Continued)

DS1672/DS3672 Dual Bootstrapped MOS Clock Driver	-9
DS1674/DS3674 Quad MOS Clock Driver	
DS1675/DS3675 Hex TRI-STATE® MOS Latch/Driver	
DS1676/DS3676 6-Bit TRI-STATE® MOS Refresh Counter/Driver	12
DS1677/DS3677 Quad TRI-STATE® MOS Memory I/O Register	
DS1678/DS3678 TRI-STATE® MOS Multiplexer/Driver	14
DS1679/DS3679 Hex TRI-STATE® MOS Driver	15
DS16147/DS36147 Quad TRI-STATE® MOS Memory I/O Register	13
DS16149/DS36149 Hex MOS Driver	18
DS16177/DS36177 Quad TRI-STATE® MOS Memory I/O Register	
DS16179/DS36179 Hex MOS Driver	
DS55107/DS75107 Dual Line Receiver	-3
DS55108/DS75108 Dual Line Receiver	-3
DS55109/DS75109 Dual Line Driver	
DS55110/DS75110 Dual Line Driver	19
DS55121/DS75121 Dual Line Driver	20
DS55122/DS75122 Triple Line Receiver	21
DS75123 Dual Line Driver	22
DS75124 Triple Line Receiver	
DS75150 Dual Line Driver	24
DS75154 Quad Line Receiver	
DS75207 Dual Line Receiver	
DS75208 Dual Line Receiver	
DS75324 Memory Driver with Decode Inputs	
DS55325/DS75325 Memory Driver	-0 27
DS75361 Dual TTL to MOS Driver	28
DS75362 Dual TTL to MOS Driver	
DS75364 Dual MOS Clock Driver	2∩
DS75365 Quad TTL to MOS Driver	
DS7803/DS8803 2-Phase Oscillator/Clock Driver	
DS7807/DS8807 2-Phase Oscillator/Clock Driver	3.5 3.5
DS8813 2-Phase Oscillator/Clock Driver	າວ . ≥າ
DS8817 2-Phase Oscillator/Clock Driver	
DSUBTY 24 Hase Oscillatory Glock Driver	,,
Section 11-App Notes/Briefs	
Section 11—App Notes/Bitels	
AN-40 The Systems Approach to Character Generators	-1
AN-44 High Voltage Shift Registers Move Displays. 11-1	
AN-55 Low Frequency Operation with Dynamic Shift Registers	
AN-57 American and European Fonts in Standard Character Generators	21
AN-76 Applying Modern Clock Drivers to MOS Memories	
AN-85 Saving ROMs in High-Resolution Dot-Matrix Displays and Printers	.,
AN-86 A Simple Power Saving Technique for the MM5262 2k RAM	15
AN-89 How to Design with Programmable Logic Arrays	10
AN-100 Custom ROM Programming	13
AN-144 Designing Memory Systems Using the MM5262	7
ANTITE Designing Memory Dystems Using the MMO202	57
AN-167 DM8678 Ripolar Character Generator	35
AN-167 DM8678 Bipolar Character Generator	35 78
AN-171 PROM Power-Down Circuits	35 78 32
AN-171 PROM Power-Down Circuits         11-83           MB-10 Trig Function Generators         11-86	35 78 32 36
AN-171 PROM Power-Down Circuits	55 78 32 36 38
AN-171 PROM Power-Down Circuits	55 78 32 36 38
AN-171 PROM Power-Down Circuits	35 78 32 36 38 90
AN-171 PROM Power-Down Circuits	35 78 32 36 38 30



# **Alpha-Numerical Index**

DM5488/DM7488 256-Bit (32 x 8) Open-Collector Mask Programmable ROM	7-1
DM5489/DM7489 64-Bit (16 x 4) Open-Collector RAM	2-1
DM54187/DM74187 1024-Bit (256 x 4) Open-Collector Mask Programmable ROM	7-5
DM54L187A/DM74L187A 1024-Bit (256 x 4) Low Power Open-Collector Mask Programmable ROM	7-8
DM54S187/DM74S187 1024-Bit (256 x 4) Open-Collector Schottky Mask Programmable ROM	7-11
DM54S188/DM74S188 256-Bit (32 x 8) Open-Collector Schottky PROM	5-2
DM54LS189/DM74LS189 64-Bit (16 x 4) TRI-STATE®, Low Power Schottky RAM	2-4
DM54S189/DM74S189 64-Bit (16 x 4) TRI-STATE® Schottky RAM	2-7
DM54S200/DM74S200 256-Bit (256 x 1) TRI-STATE® Schottky RAM	2-11
DM54S206/DM74S206 256-Bit (256 x 1) Open-Collector Schottky RAM	2-15
	7-13
DM54S271/DM74S271 2048-Bit (256 x 8) Open-Collector Schottky ROM	7-15
DM54S287/DM74S287 1024-Bit (256 x 4) TRI-STATE® Schottky PROM	5-4
DM54S288/DM74S288 256-Bit (32 x 8) TRI-STATE® Schottky PROM	5-2
DM54LS289/DM74LS289 64-Bit (16 x 4) Open-Collector, Low Power Schottky RAM	2-19
DM54S289/DM74S289 64-Bit (16 x 4) Open-Collector Schottky RAM	2-22
DM54S370/DM74S370 2048-Bit (512 x 4) TRI-STATE® Schottky ROM	7-13
DM54S371/DM74S371 2048-Bit (256 x 8) TRI-STATE® Schottky ROM	7-15
DM54S387/DM74S387 1024-Bit (256 x 4) Open-Collector Schottky PROM	5-4
DM54S470/DM74S470 2048-Bit (256 x 8) Open-Collector Schottky PROM	5-9
DM54S471/DM74S471 2048-Bit (256 x 8) TRI-STATE® Schottky PROM	5-9
DM54S472/DM74S472 4096-Bit (512 x 8) TRI-STATE® Schottky PROM	5-11
DM54S473/DM74S473 4096-Bit (512 x 8) Open-Collector Schottky PROM	5-11
DM54S570/DM74S570 2048-Bit (512 x 4) Open-Collector Schottky PROM	5-13
	5-13
DM54S572/DM74S572 4096-Bit (1024 x 4) Open-Collector Schottky PROM	5-18
DM75S28/DM85S28 8192-Bit (1024 x 8) TRI-STATE® Schottky ROM	7-17
DM75S29/DM85S29 8192-Bit (1024 x 8) Open-Collector Schottky ROM	7-17
	7-19
	7-19
	5-20
DM7578/DM8578 256-Bit (32 x 8) TRI-STATE® PROM	5-23
DM7597/DM8597 1024-Bit (256 x 4) TRI-STATE® Mask Programmable ROM	7-26
DM75S97/DM85S97 1024-Bit (256 x 4) TRI-STATE® Schottky Mask Programmable ROM	7-11
DM7598/DM8598 256-Bit (32 x 8) TRI-STATE® Mask Programmable ROM	7-29
DM7599/DM8599 64-Bit (16 x 4) TRI-STATE® RAM	2-29
DM8678 64-Character (5 x 7 or 7 x 9) Character Generator	7-35
DM76L97/DM86L97 1024-Bit (256 x 4) TRI-STATE® Low Power Mask Programmable ROM	7-47
	7-50
DM77S202/DM87S202 2048-Bit (256 x 8) TRI-STATE® Schottky ROM with Latches	
DM77S221/DM87S221 2048-Bit (256 x 8) Open-Collector Schottky PROM with Latches	5-26
DM77S222/DM87S222 2048-Bit (256 x 8) TRI-STATE® Schottky PROM with Latches	5-26
DM77S228/DM87S228 8192-Bit (1024 x 8) TRI-STATE® Schottky PROM	5-28
DM77S229/DM87S229 8192-Bit (1024 x 8) Open-Collector Schottky PROM	5-28
DM77S295/DM87S925 4096-Bit (512 x 8) Open-Collector Schottky PROM	5-30

### Alpha-Numerical Index (Continued) DS0025/DS0025C 2-Phase MOS Clock Driver. 10-1

### Alpha-Numerical Index (Continued) MM1101 256-Bit (256 x 1) Static RAM ..... MM1101A 256-Bit (256 x 1) Static RAM..... 1-1 MM1101A1 256-Bit (256 x 1) Static RAM..... 1-1 MM1101A2 256-Bit (256 x 1) Static RAM 1-1 MM11011 256-Bit (256 x 1) Static RAM ..... 1.1 8-1 MM1403A Dual 512-Bit Dynamic Shift Register..... 8-1 MM1404A 1024-Bit Dynamic Shift Register..... 8-1 MM1702A 2048-Bit (256 x 8) Electrically Programmable and Erasable ROM..... 4-1 MM1742 2048-Bit (256 x 8) Electrically Programmable ROM ..... 6-1 1-5 MM2101-1 1024-Bit (256 x 4) Static RAM with Separate I/O ...... 1-5 MM2101-2 1024-Bit (256 x 4) Static RAM with Separate I/O ....................... 1-5 MM2102 1024-Bit (1024 x 1) Static RAM ..... 1-8 MM2102A. MM2102AL Family 1024-Bit (1024 x 1) Static RAM ..... 1-12 MM2102MD 1024-Bit (1024 x 1) Static RAM, Military Temperature Range ...... MM2102-1 1024-Bit (1024 x 1) Static RAM..... MM2102-2 1024-Bit (1024 x 1) Static RAM..... 1-8 MM2102-2MD 1024-Bit (1024 x 1) Static RAM, Military Temperature Range..... MM2111-2 1024-Bit (256 x 4) Static RAM with Common Data I/O..... MM2112 1024-Bit (256 x 4) Static RAM with Common Data I/O ..... 1-22 MM2112-2 1024-Bit (256 x 4) Static RAM with Common Data I/O..... MM2704 4096-Bit (512 x 8) UV Erasable and Electrically Programmable ROM..... 4-7 MM2708 8192-Bit (1024 x 8) UV Erasable and Electrically Programmable ROM..... 4-7 8-5 MM5024A 1024-Bit Dynamic Shift Register..... 8-1 8-8 8-8 MM5060 Dual 144-Bit Mask Programmable Static Shift Register ...... 8-27 MM4203/MM5203 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable and Erasable ROM. . . . . . 4-12 MM4204/MM5204 4096-Bit (512 x 8) Electrically Programmable and Erasable ROM . . . . . . . . . . 4-17 MM4211/MM5211 1024-Bit (256 x 4) Mask Programmable ROM . . . . . . . . . . . . . . . . . 6-19 MM4214/MM5214 4096-Bit (512 x 8) Mask Programmable ROM ..... MM4220LR/MM5220LR BCDIC to ASCII-7/ASCII-7 to BCDIC Code Converter. . . . . . . . . . . . 6-45 MM4230/MM5230 2048-Bit (256 x 8 or 512 x 4) Mask Programmable ROM.....

# Alpha-Numerical Index (Continued)

MM4230BO/MM5230BO Hollerith to ASCII Code Converter	. 6-59
MM4230KP/MM5230KP ASCII-7 to Selectric Code Converter	. 6-61
MM4231/MM5231 2048-Bit (256 x 8 or 512 x 4) Mask Programmable ROM	
MM4231CMU/MM5231CMU Hollerith to ASCII Code Converter.	
MM4231RP/MM5231RP EBCDIC to ASCII-7 Code Converter	
MM4232/MM5232 4096-Bit (512 x 8 or 1k x 4) Mask Programmable ROM	6-73
MM4232AEI/MM5232AEI Sine Look-Up Table	
MM4232AEJ/MM5232AEJ Sine Look-Up Table.	
MM4232AEK/MM5232AEK Sine Look-Up Table	
MM4240/MM5240 2560-Bit (64-8 x 5) Static Character Generator 6-79	
MM4240AA/MM5240AA ASCII-7 Upper Case, Horizontal Scan Character Generator ROM 6-79	, 11-22
MM4240ABU/MM5240ABU Hollerith Character Generator	
MM4240ABZ/MM5240ABZ EBCDIC-8 Character Generator 6-85	
MM4240ACA/MM5240ACA EBCDIC Character Generator 6-86	
MM4240AE/MM5240AE ASCII-7 Lower Case, Horizontal Scan Character Generator ROM 6-79	
MM4241/MM5241 3072-Bit (64 x 6 x 8) Mask Programmable ROM 6-87	
MM4241ABL/MM5241ABL ASCII-7 Vertical Scan Character Generator ROM 6-87,	
MM4241ABV/MM5241ABV ECMA-7 Scandinavian Vertical Scan Character Generator ROM 6-87	
MM4241ABW/MM5241ABW ECMA-7 German Vertical Scan Character Generator ROM 6-87	, 11-24
MM4241ABX/MM5241ABX ECMA-7 European Vertical Scan Character Generator ROM 6-87,	11-25
MM4241ABY/MM5241ABY ECMA-7 Spanish Vertical Scan Character Generator ROM 6-87,	. 11-25
MM4242/MM5242 8192-Bit (1024 x 8) Mask Programmable ROM	
MM4243/MM5243 2048-Bit (256 x 8 or 512 x 4) Electrically Programmable ROM	
MM4244/MM5244 4096-Bit (512 x 8) Electrically Programmable ROM	6-8
MM4246/MM5246 16,384-Bit (2048 x 8) Mask Programmable ROM	
MM4247/MM5247 16,384-Bit (4096 x 4) Mask Programmable ROM	
MM4250 256-Bit (256 x 1) Static RAM, Military Temperature Range	
MM5269 1024-Bit (256 x 4) Static RAM with On-Chip Registers	
MM4270 4096-Bit (4096 x 1) TRI-SHARE <sup>TM</sup> Port, Dynamic RAM	1-28
MM5270 4096-Bit (4096 x 1) TRI-SHARE <sup>TM</sup> Port, Dynamic RAM	1-33
MM5270A 4096-Bit (4096 x 1) Dynamic RAM	
MM5270-5 4096-Bit (4096 x 1) TRI-SHARE™ Port, Dynamic RAM	
MM5271 4096-Bit (4096 x 1) Fully TTL Compatible RAM	1-46
MM5271A 4096-Bit (4096 x 1) TRI-SHARETM Port, Dynamic RAM	1-51
MM4280 4096-Bit (4096 x 1) Dynamic RAM	
MM5280 4096-Bit (4096 x 1) Dynamic RAM	
MM5280A 4096-Bit (4096 x 1) Dynamic RAM	
MM5280-5 4096-Bit (4096 x 1) Dynamic RAM	
MM5281 4096-Bit (4096 x 1) Fully TTL Compatible Dynamic RAM	1-72
MM5290 16,384-Bit (16,384 x 1) Dynamic RAM	
MM54C89/MM74C89 64-Bit (16 x 4) TRI-STATE® CMOS RAM	
MM54C200/MM74C200 256-Bit (256 x 1) TRI-STATE® CMOS RAM	
MM54C910/MM74C910 256-Bit (256 x 1) TRI-STATE® CMOS RAM	
MM54C920/MM74C920 1024-Bit (256 x 4) Static Silicon Gate RAM	
MM54C921/MM74C921 1024-Bit (256 x 4) Static Silicon Gate RAM	
MM54C929/MM74C929 1024-Bit (1024 x 1) Static Silicon Gate RAM	
MM54C930/MM74C930 1024-Bit (1024 x 1) Static Silicon Gate RAM	
NS3-1 Bulk Storage Memory	
NS11 Memory Series	
NS11/03 Memory Card	
NS21 Memory Card	
NS32 Memory Card	
NS400-C Series Memory Cards	
NS400-N Series Memory Cards	
NS3000-1 Memory Card	
SK0003 Sine/Cosine Look-Up Table	
370-Add-On Memory Systems	9-1

	BIPOLAI	R RAMs				MOS RA	Ms .		
OTHER SOURCE	NATIONAL	OTHER SOURCE	NATIONAL	OTHER SOURCE	NATIONAL	OTHER SOURCE	NATIONAL	OTHER SOURCE	NATIONA
AMD		MMI		AMD		Fairchild		Signetics	
AM27LS0DC	DM74S200	5530	DM54S206	AM1101A	MM1101A	2102	MM2102-2	21F02	MM2102A
AM27LS00M	DM54S200	5531	DM54S200	AM1101A1	MM1101A1	21L02	MM2102A-6L	21F02-2	MM2102A
AM27LS01C	DM74S206	5560	DM54S289	AM1101A1M	MM4250	2102-1	MM2102A-4	21F02-4	MM2102A
AM27LS01M	DM54S206	5561	DM54S189	AM2101	MM2101	21L02A	MM2102A-4L	2102	MM2102
AM27LS02C	DM74LS289	6530	DM74S206	AM2102	MM2102	21L02B	MM2102A-L	2102-1	MM2102-1
AM27LS02M	DM54LS289	6531	DM74S200	AM2111	MM2111	2102F	MM2102A	2102-2	MM2102-2
AM72LS03C	DM74LS189	6560	DM74S289	AM2112	MM2112	2102F2	MM2102A-2	21L02-1	MM2102A
AM27LS03M	DM54LS189	6561	DM74S189	AM9060C	MM5280-5	Intel		21L02-3	MM2102A
AM27S02C	DM74S289	L5560	DM54LS289	AM9060D	MM5280			2501	MM1101A
AM27S02M	DM54S289	L5561	DM54LS189	AM9060E	MM5280	1101A	MM1101A	2680	MM5280
AM27S03C	DM74S189	L6560	DM74LS289	AM9101A	MM2101-1	1101A1	MM1101A-1	2680-1	MM5280-5
AM27S03M	DM54S189	L6561	DM74LS189	AM9101B	MM2101A*	2101A	MM2101A*	2613	MM5257
AM3101	DM7489	20001	DIVIT-420100	AM9101C	MM2101A-2*	2101A-2	MM2101A-2*	2614	MM2114
AM3101A	DM74S289			AM9101D	MM2101A-2*	2101A-4	MM2101A-4*	2014	10110121114
AM31L01C	DM745289	Signetics		AM9101D	MM2102A-6	2101	MM2101		
AM31L01M	DM54LS289	N8225	DM7489	AM91L02	MM2102A-0	2101	MM5269		
ANISTLUTIN	DIVID4L5269	N82S06	DM74S200			2101-1	MM2101-1	Texas Instruments	
		N82S07	DM74S206	AM9102A	MM2102-4	2101-2	MM2101-2	TMS4033	MM2102A
Fairchild	D44740000	N82S10	DM93415	AM91L02A	MM2102A-4L	2102A	MM2102A	TMS4034	MM2102-2
93403	DM74S289	N82S16	DM74S200	AM9102B	MM2102A	2102A-2	MM2102A-2	TMS4035	MM2102
93411C	DM74S206	N82S17	DM74S206	AM91L02B	MM2102A-L	2102A-4	MM2102A-4	TMS4039	MM2101
93411M	DM54S206	N82S21	DM86S21	AM9102C	MM2102A-2	2102AL	MM2102AL	TMS4039-1	MM2101-2
93415AC	DM93415	N82S25	DM74S289	AM91L02C	MM2102A-2L	2102AL-2	MM2102AL-2	TMS4039-2	MM2101A
93415C	DM93415	N82S116	DM74S200	AM9102D	MM2102A-2	2102AL-4	MM2102AL-4	TMS4042	MM2111
93421C	DM74S200	N82S117	DM74S206	AM9102E	MM2102A-1	2107B	MM5280	TMS4042-1	MM2111-2
93421M	DM54S200	S82S06	DM54S200	AM9111A	MM2111-1	2107B-4	MM5280-5	TMS4042-2	MM2101A
		S82S07	DM54S206	AM9111B	MM2111A*	2111A	MM2111A*	TMS4043	MM2112
Intel		S82S16	DM54S200	AM9111C	MM2111A-2*	2111A-2	MM2111A-2*	TMS4043-1	MM2112-2
3101	DM7489	S82S17	DM54S206	AM9111D	MM2111A-2*	2111A-4	MM2111A-4*	TMS4043-2	MM2112A
3101A	DM74S289	S82S25	DM54S289	AM9112A	MM2112-1		MM2111	TMS4060	MM5280-5
M3101	DM5489	002020	DW1540200	AM9112B	MM2112A	2111 2111-1	MM2111-1	TMS4060-1	MM5280
M3101A	DM54S289			AM9112C	MM2112A-2*	2111-1	MM2111-2	TMS4060-1	MM5280
3106	DM74S200	Texas Instruments		AM9112D	MM2112A-2*			110134000-2	WINDZOU
3106A	DM74S200	SN5489	DM5489			2112A	MM2112A*		
3107	DM74S206	SN7489	DM7489			2112A-2	MM2112A-2*		
3107A	DM74S206	SN54S189	DM54S189			2112A-4	MM2112A-4*	CMOS RAMs	
		SN54S201	DM54S200	AMS		2112	MM2112	Intersil	
Intersil		SN54S289	DM54S289	AMS6003	MM5262	2112-2	MM2112-2	IM6551	MM74C92
IM5501C	DM7489	SN54S301	DM54S206	AMS7270	MM5270	2114	MM2114	IM6508	MM74C92
IM5501M	DM5489	SN74S189	DM74S189	AM\$7270-5	MM5270-5	MMI		IM6518	MM74C93
M5523C	DM74S200	SN74S201	DM74S200	AMS7271	MM5271	2170	MM5270		
M5523M	DM54S200	SN74S289	DM74S289	AMS7280	MM5280	2171	MM5271	*Available 3rd quarter	
M5533C	DM74S206	SN74S301	DM74S206	AMS7280-5	MM5280-5	2180	MM5280	All parts are pin com National data sheets	
IM5533M	DM54S206	SN74S309	DM93415	AMS7281	MM5281	2181	MM5281	details.	ioi specificatio

SIZE AND		NATIONAL	AMD	F.S.C.	INTEL	INTERSIL	MMI	SIGNETICS	T.I.
ORGANIZATION	ОШТРИТ	MIL/COM	M = MIL C = COM	M = MIL	M = MIL P = COM	M = MIL P = COM	MIL/COM	S = MIL N = COM	MIL/COM
64-Bit (16 x 4)	ос	DM5489/DM7489	AM3101		3101	IM5501		8225	SN5489/7489
	TS	DM7599/DM8599		-					
High Speed	ос	DM54S289/DM74S289	AM27S02	93403	3101A		5560/6560	82S25	SN54S289/74S289
64-Bit (16 x 4)	TS	DM54S189/DM74S189	AM27S03				5561/6561		SN54S189/74S189
Low Power	ОС	DM54LS289/DM74LS289	AM27LS02			* 4 *	L5560/L6560		
64-Bit (16 x 4)	TS	DM54LS189/DM74LS189	AM27LS03				L5561/L6561		
File Reg. (16 x 4)	TS	DM75S68/DM85S68				·			
256-Bit (256 x 1)	ос	DM54S206/DM74S206	AM27S01	93411 93411A	3107 3107A	IM5533A	5530/6530	82S07 82S17 82S117	SN54S301/74S301
	TS	DM54S200/DM74S200	AM27S00	93421	3106	IM5523A	5531/6531	82506	SN54200/74200
				93421A	3106A			82516	SN54S200/74S200
	·						-	82S116	SN54S201/74S201
1024-Bit (1024 x 1)	ос	DM93415AM/DM93415AC		93415 93415A		IM5508 IM5508A		82S10	SN54S309/74S309
	TS	DM93425AM/DM93425AC		93425 93425A		IM5518 IM5518A		82511	SN54S209/74S209

SIZE AND	<i>t</i> = <u>1</u>	NATIONAL	AMD	FAIRCHILD	HARRIS	INTEL	INTERSIL	M.M.I.	SIGNETICS	T.I.
ORGANIZATION	OUTPUT	MIL/COM	M = MIL C = COM	M = MIL C = COM	2 = MIL 5 = COM	M = MIL P = COM	M = MIL C = COM	MIL/COM -1 = SCHOTTKY	S = MIL N = COM	MIL/COM
256-Bit	ос	DM7577/DM8577	AM27S08		HM1-7602		IM5600	5330/6330	8223	SN54188A/74188
(32 x 8) 16-Pin	TS	DM7578/DM8578	AM27S09		HM1-8256 HM1-7603		IM5610	5331/6331	82S23 82S123	SN54S188/74S188 SN54S288/74S288
1024-Bit (256 x 4)	ос	DM54S387/DM74S387	AM27S10	93417 93416	HM1-7610 HM1-1024A	3601-1 3601	IM5603	5300/6300	82S126	SN54S387/74S387
16-Pin	TS	DM54S287/DM74S287	AM27S11	93427 93426	HM1-7611 HM1-1024	3621	IM5623	5301/6301	82S129	SN54S287/74S287
2048-Bit	ос	DM54S570/DM74S570		93436	HM1-7620	3602	IM5604	5305/6305	82S130	
(512 x 4) 16-Pin	TS	DM54S571/DM74S571		93446	HM1-7621	3622	IM5624	5306/6306	82\$131	
4096-Bit	ос	DM77S295/DM87S295		93438	HM1-7640	3604	IM5605	5340/6340	82\$140	SN54S474/74S474
(512 x 8) 24-Pin	TS	DM77S296/DM87S296		93448	HM1-7641	3624	IM5625	5341/6341	82\$141	SN54S475/74S475
2048-Bit (256 x 8)	ОС	DM54S470/DM74S470						5308/6308		SN54S470/74S470
20-Pin	TS	DM54S471/DM74S471						5309/6309	4.1	SN54S471/74S471
4096-Bit	ос	DM54S473/DM74S473		1.			e e e	5348/6348		SN54S473/74S473
(512 x 8) 20-Pin	TS	DM54S472/DM74S472						5349/6349		SN54S472/74S472
4096-Bit (1024 x 4)	oc	DM54S572/DM74S572*		93452	HM1-7642	3605	IM5606	5352/6352	825136	
18-Pin	TS	DM64S673/DM74S573*		93453	HM1-7643	3625	IM5626	5353/6353	82S137	
8192-Bit	oc	DM77S229/DM87S229*				3608	IM5608	5380/6380	82S180	
(1024 x 8) 24-Pin	TS	DM77S228/DM87S228*				3628	IM5618	5381/6381	825181	
8192-8it (2048 × 4)	oc	DM54S672/DM74S672*					IM56S01		825184	
18-Pin	TS	DM54S673/DM74S673*					IM56S11		825185	

Note: All manufacturer's PROMs program differently.

<sup>\*</sup>Future products

# Bipolar PROM/ROM Selection Guide

TOTAL BITS	PART N	UMBER	ORGANIZATION	NUMBER OF PINS	TEMPERATURE	MAXIMUM ADDRESS	MAXIMUM SUPPLY	
TOTAL BITS	PROM	ROM	ONGANIZATION	NUMBER OF FINS	RANGE	ACCESS (tAA)	CURRENT (ICC)	
256	DM7577	DM5488	32 x 8 OC	16	−55°C to +125°C	70	110	
	DM8577	DM7488	32 x 8 OC	16	0°C to +70°C	50	110	
	DM7578	-DM7598	32 x 8 TS	16	-55°C to +125°C	70	110	
	DM8578	DM8598	32 x 8 TS	16	0°C to +70°C	50	110	
1024	DM54S387	DM54S187	256 x 4 OC	16	-55°C to +125°C	60	130	
	DM74S387	DM74S187	256 x 4 OC	16	0°C to +70°C	50	130	
	DM54S287	DM75S97	256 x 4 TS	16	-55°C to +125°C	60	130	
	DM74S287	DM85S97	256 x 4 TS	16	0°C to +70°C	50	130	
2048	DM54S570	DM54S270	512 x 4 OC	16	-55°C to +125°C	70	130	
	DM74S570	DM74S270	512 x 4 OC	16	0°C to +70°C	55	130	
	DM54S571	DM54S370	512 x 4 TS	16	-55°C to +125°C	70	130	
	DM74S571	DM74S370	512 x 4 TS	. 16	0°C to +70°C	55	130	
4096	DM54S572		1k x 4 OC	18	-55°C to +125°C	75	140	
	DM74S572		1k x 4 OC	18	0°C to +70°C	60	140	
	DM54S573		1k x 4 TS	18	−55°C to +125°C	75	140	
	DM74S573		1k x 4 TS	18	0°C to +70°C	60	140	
4096	DM77S295	DM77S95	512 x 8 OC	24	−55°C to +125°C	80	170	
	DM87S295	DM87S95	512 x 8 OC	24	0°C to +70°C	65	170	
	DM77S296	DM77S96	512 x 8 TS	24	-55°C to +125°C	80	170	
	DM87S296	DM87S96	512 x 8 TS	24	0°C to +70°C	65	170	
8192	DM77S229	DM75S29	1k x 8 OC	24	-55°C to +125°C	90	170	
	DM87S229	DM85S29	1k x 8 OC	24	0°C to +70°C	70	170	
	DM77S228	DM75S28	1k x 8 TS	24	-55°C to +125°C	90	170	
	DM87S228	DM85S28	1k x 8 TS	24	0°C to +70°C	70	170	
2048	DM77S221	DM77S201	256 x 8 OC	20	-55°C to +125°C	75	150	
	DM87S221	DM87S201	256 x 8 OC	20	0°C to +70°C	60	150	
	DM77S222	DM77S202	256 x 8 TS	20	-55°C to +125°C	75	150	
	DM87S222	DM87S202	256 x 8 TS	20	0°C to +70°C	60	150	
2048	DM54S470	DM54S271	256 x 8 OC	20	-55°C to +125°C	75	150	
	DM74S470	DM74S271	256 x 8 OC	20	0°C to +70°C	60	150	
	DM54S471	DM54S371	256 x 8 TS	20	-55°C to +125°C	75	150	
	DM74S471	DM74S371	256 x 8 TS	20	0°C to +70°C	60	150	
4096	DM54S473		512 x 8 OC	20	-55°C to +125°C	80	165	
	DM74S473		512 x 8 OC	20	0°C to +70°C	65	165	
	DM54S472		512 x 8 TS	20	−55°C to +125°C	80	165	
and the same	DM74S472	19.1	512 x 8 TS	20	0°C to +70°C	65	165	

Note. All PROMS are direct equivalents to their respective ROMS.



# MOS RAMs

# MM1101, MM11011, MM1101A, MM1101A1, MM1101A2, MM4250 256-bit fully decoded static random access memory

## general description

The MM1101 family of fully decoded 256 word x 1-bit random access memories are monolithic MOS integrated circuits using silicon gate low threshold technology to achieve bipolar compatibility. They are static, require no clocks, and hold information indefinitely, subject to the integrity of the power supply voltages.

### features


- Fast access times MM1101A2 500 ns max MM11011, MM1101A1 1.0 μs max MM1101, MM1101A 1.5 μs max MM4250 650 ns max
- Improved speed/power product MM1101A2 1/3 of 1101A 1.5 mW/bit
- Low power operation

- Fewer system components bipolar compatible input and output
- Second source flexibility MM1101, MM1101A MM11011, MM1101A1 second sources avail-
- TRI-STATETM output wired OR capability
- Specified ambient temperature 0°C to +70°C, for MM1101 family; -55°C to +125°C for MM4250


## applications

- High speed buffer memories
- Local memory store

# block and connection diagrams



### **Dual-In-Line Package**



Order Number MM1101D, MM1101AD, MM1101A1D, MM1101A2D, MM11011D or MM4250D See Package 3

Order Number MM1101N. MM1101AN, MM1101A1N, MM1101A2N or MM11011N See Package 15

### absolute maximum ratings

All Input or Output Voltages with Respect to the Most Positive Supply Voltage, Vss Supply Voltages V<sub>DD</sub> and V<sub>D</sub> with Respect to V<sub>SS</sub>
Power Dissipation at Room Temperature

Operating Temperature MM1101 Family

700 mW

MM4250 Storage Temperature Lead Temperature (Soldering, 10 sec)

0°C to +70°C ambient -55°C to +125°C ambient -66°C to +160°€ 300°C

### dc characteristics

$$\begin{split} T_A &= 0^{\circ}\text{C to } + 70^{\circ}\text{C for MM1101 Family, } T_A &= -55^{\circ}\text{C to } + 125^{\circ}\text{C for MM4250;} \\ V_{SS} &= +5\text{V } \pm 5\text{W, } V_D &= V_{DD} &= -9\text{V } \pm 5\text{W for MM4250, MM1101A, MM1101A1, MM1101A2;} \\ V_{SS} &= +5\text{V } \pm 5\text{W, } V_D &= -10\text{V } \pm 5\text{W, } V_{DD} &= -7\text{V } \pm 5\text{W, for MM1101, MM11011 (unless otherwise specified).} \end{split}$$

			TEST CONDITIONS		MM1101 FAMILY			MM4250		
SYMB	ŲĽ	1651	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
	lu	Input Load Current (All Input Pins)	V <sub>IN</sub> = 0.0		0.001	0.5			1.0	μΑ
	ILO	Output Leakage Current	V <sub>OUT</sub> = 0.0V, CS = V <sub>SS</sub> - 2.0V		0.001	0,5		1	1.0	• µА
	loo	Power Supply Current, V <sub>DD</sub>	T <sub>A</sub> = 25°C	İ	13.0	19.0	]	13.0	19.0	mA
MM4250 MM1101A	IDD	Power Supply Current, V <sub>DD</sub>	T <sub>A</sub> = 0 °C Continuous	İ		25.0			25.0	mA
MM1101A1 MM1101A2	I <sub>D</sub>	Power Supply Current, VD	T <sub>A</sub> = 25°C I <sub>DL</sub> = 0.0 mA	1	12.0	18.0	1	12.0	18.0	mA
	l <sub>D</sub>	Power Supply Current, VD	TA = 0°C			24.0	1	1	24.0	mA :
	VIL	Input LOW Voltage		V <sub>SS</sub> - 10		V <sub>SS</sub> - 4.2	V <sub>SS</sub> - 10		V <sub>SS</sub> - 4.2	٧
	V <sub>IH</sub>	Input HIGH Voltage		V <sub>SS</sub> - 2.0		V <sub>SS</sub> + 0.3	V <sub>SS</sub> - 2.0		V <sub>SS</sub> + 0.3	v
	loL	Output Sink Current	V <sub>OUT</sub> = +0.45V, T <sub>A</sub> = 25°C	3.0	8.0	i i	3.0	8.0		mA
	lor	Output Sink Current	V <sub>OUT</sub> = +0.45V, T <sub>A</sub> = 70°C	2.0	1		2.0			mA
	Ice	Output Clamp Current	V <sub>QUT</sub> = -1.0V, T <sub>A</sub> = 0°C	1	.6.0	13.0		6.0	13.0	mA
	I <sub>OH</sub>	Output Source Current	V <sub>OUT</sub> = 0.0V, T <sub>A</sub> = +25°C	-3.0	-8.0		-3.0	-8.0		mA ·
	Іон .	Output Source Current	V <sub>OUT</sub> = 0.0V, T <sub>A</sub> = +70°C	-2.0	-7.0		-2.0	-7.0		mA .
	VoH	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	3.5	4.9		3.5	4.9		v
	CiN	Input Capacitance (Note 3) (All Input Pins)	V <sub>IN</sub> = V <sub>SS</sub>		7.0	10.0		7.0	10.0	pF
	Cout	Output Capacitance	V <sub>OUT</sub> = V <sub>SS</sub> f = 1 MHz		7.0	10.0		7.0	10.0	pF
	Cv	V <sub>D</sub> Power Supply Capacitance	V <sub>D</sub> = V <sub>SS</sub>		20.0	35.0		20.0	35.0	pF
MM1101	IDD	Power Supply Current, V <sub>DD</sub>	T <sub>A</sub> = 25°C Continuous		14.0	18.0	1			· mA
MM11011	lo .	Power Supply Current, VD	T <sub>A</sub> = 25°C I <sub>OL</sub> = 0.0 mA	1	17.0	20.0				mA

### ac characteristics

 $\begin{array}{l} T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C for MM1101 Family, } T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C for MM4250;} \\ V_{SS} = +50^{\circ} \pm 5\%, \ V_D = V_{DD} = -90^{\circ} \pm 5\% \ \text{for MM4250, MM1101A, MM1101A1;} \\ V_{SS} = +50^{\circ} \pm 5\%, \ V_D = -100^{\circ} \pm 5\%, \ V_{DD} = -70^{\circ} \pm 5\%, \ \text{for MM1101, MM11011 (unless otherwise specified).} \end{array}$ 

SYMBOL	TEST	MIN	TYP (Note 2)	MAX	UNITS
t <sub>rc</sub>	Read Cycle MM1101, MM1101A	1.5			μs
	MM11011, MM1101A1	1.0	1.	1	μs
	MM1101A2	500.0	*		ns
	MM4250	650.0	1. 4. 1		ns
t <sub>ac</sub>	Address to Chip Select Delay				
-ac	MM1101, MM1101A,	•		1.2 (Note 4)	μs
	MM11011, MM1101A1			0.7 (Note 4)	μs
	MM1101A		:	0.2 (Note 4)	μs
	MM4250		:	0.35 (Note 4)	μs
t <sub>a</sub>	Access Time MM1101, MM1101A		0.85	1.5	μs
	MM11011, MM1101A1	, ,	0.65	1.0	μs
	MM1101A2		400.0	500.0	ns
	MM4250		400.0	650.0	ns
toh	Previous Read Data Valid	50.0			ns

Note 1: All voltage measurements are referenced to ground.

Note 2: Typical values are at  $T_A = +25^{\circ}C$  and nominal supply voltages.

Note 3: Capacitances are measured periodically only.

Note 4: Maximum value for tac measured at minimum read cycle.

### ac characteristics (con't)


WRITE CYCLE (MM1101, MM11011, MM1101A, MM1101A1, MM1101A2)

SYMBOL	TEST	MIN	TYP (Note 2)	MAX	UNITS
t <sub>wc</sub>	Write Cycle	0.8			μs
t <sub>WD</sub>	Address to Write Pulse Delay	0.3			μs
t <sub>WP</sub>	Write Pulse Width	0.4			μs
t <sub>DW</sub>	Data Set up Time	0.3	-		μs
t <sub>DH</sub>	Data Hold Time	0.1			μs
WRITE CYCLE	E (MM4250)				
t <sub>wc</sub>	Write Cycle	1.0	1		μs
t <sub>wd</sub>	Address to Write Pulse Delay	0.35			μs
t <sub>wp</sub>	Write Pulse Width	0.50			μs
t <sub>dw</sub>	Data Set-up Time	0.35			μs
t <sub>dh</sub>	Data Hold Time	0.15			μs
CHIP SELECT	AND DESELECT (MM1101, MM11011, MM	1101A, MM1101A	1, MM1101A2, MM4	250)	
tcw	Chip Select Pulse Width	0.4			μs
<sup>t</sup> cs	Access Time Through Chip Select Input		0.2	0.3	μς

0.1

- Chip Deselect Time Note 1: All voltage measurements are referenced to ground.
- Note 2: Typical values are at  $T_A = +25^{\circ}C$  and nominal supply voltages.
- Note 3: Capacitances are measured periodically only.
- Note 4: Maximum value for tac measured at minimum read cycle.


# typical performance characteristics



### ac test circuit

tcp

### Test Setup for MM1101A and MM1101A Speed Measurement




Input pulse amplitudes: 0V to +5.0V. Input pulse rise and fall times  $\leq 10$  ns. Speed measurements are referenced to the 1.5V level (unless otherwise noted); at the output of the TTL gate ( $t_{pd} \leq 10$  ns)  $C_L \leq 20$  pF.


OUTPUTS

# switching time waveforms

Read Cycle





Chip Select and Deselect



Write Cycle

Power Switching For Reduced Power Applications





Note 1: All inputs of the MM1101A accept standard TTL outputs with  $V_{CC}$  = +5.0V ±5%.

Note 2: Maximum value for  $t_{\mbox{AC}}$  measured at minimum read cycle.



# MOS RAMs

# MM2101, MM2101-1, MM2101-2 1024-bit (256 × 4) static MOS RAM with separate I/O

## general description

The National MM2101 is a 256 word by 4 bit static random access memory element fabricated using N-Channel enhancement mode Silicon Gate technology. Static storage cells eliminate the need for refresh and the additional peripheral circuitry associated with refresh. The data is read out nondestructively and has the same polarity as the input data.


The 2101 is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Two chipenables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The features of this memory device can be combined to make a low cost, high performance, and easy to manufacture memory system.

National's silicon gate technology also provides protection against contamination, and permits the use of low cost Epoxy B packaging.

### features

- Organization 256 Words by 4 Bits
- Access Time 0.5 to 1.0 µs Max.
- Single +5 V Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input
- Low Cost Packaging 22 Pin Epoxy B Dual-In-Line Configuration
- Low Power Typically 150 mW
- Tri-State ® Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems

# block and connection diagrams



			_
A3	1	22	vcc
A2	2	21	A4
A1	3	20	R/W
A0	4	19	—— ČĒ1
A5	5	18	00
A6	6	17	CE2
A7	7	16	DO4
GND -	. 8	15	D14
DI1	9	14	DO3
DO1	10	13	—— DI3
DI2 -	11	12	D02
			-

### PIN NAMES

DI1 - DI4 DATA INPUT Ao - A7 ADDRESS INPUTS READ/WRITE INPUT CE1, CE2 CHIP ENABLE OD OUTPUT DISABLE DO1 - DO4 DATA OUTPUT Vсс POWER (+5 V)

Order Number MM2101D MM2101-1D or MM2101-2D See Package 5

Order Number MM2101-N, MM2101-1N or MM2101-2N See Package 17

# absolute maximum ratings

Ambient Temperature Under Bias 0°C to +70°C Storage Temperature -65°C to +150°C Voltage on Any Pin With Respect to Ground -0.5 V to +7 V Power Dissipation 1 Watt

# dc electrical characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{CC} = 5$ V $\pm$ 5% unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
ILI	Input Current			10	μΑ	V <sub>IN</sub> = 0 to 5.25 V
ILOH	I/O Leakage Current[2]			15	μΑ	$\overline{CE}1 = 2.2 \text{ V, VOUT} = 4.0 \text{ V}$
LOL	I/O Leakage Current <sup>[2]</sup>			-50	μΑ	CE1 = 2.2 V, VOUT = 0.45 V
ICC1	Power Supply Current		30	60	mA	$V_{IN} = 5.25 \text{ V}, I_{O} = 0 \text{ mA}$
ICC2	Power Supply Current			70	mA	$T_A = 25^{\circ}C$ $V_{IN} = 5.25 \text{ V, I}_O = 0 \text{ mA}$ $T_A = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		+0.65	V	
VIH	Input "High" Voltage	2.2		Vcc	V	
VOL	Output "Low" Voltage			+0.45	V	IOL = 2.0 mA
VOH	Output "High" Voltage	2.2			V	$I_{OH} = -150 \mu A$

Note 1: Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.


Note 2: Input and Output tied together.

## capacitance TA = 25°C, f = 1 MHz


Symbol	T	Limits (pF)				
	Test	Typ.	Max.			
C <sub>IN</sub> COUT,	Input Capacitance (All Input Pins) $V_{IN} = 0 V$ Output Capacitance $V_{OUT} = 0 V$	4 8	8 12			

# switching time waveforms

READ CYCLE (R/W = "1")



### WRITE CYCLE[2]



Note 1:  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE}1$ , CE2, or OD, whichever occurs first.

Note 2: During the write cycle, OD is a logical 1 for common I/O and "don't care" for separate I/O operation.

Note 3: OD should be tied low for separate I/O operation.

# ac electrical characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5$ V $\pm$ 5%, unless otherwise specified.

### MM2101

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ C	YCLE					
tRCY tA tCO tOD tDF[1] tOH	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address	0 0		1,000 800 700 200	ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
WRITE	CYCLE					
twcy taw tcw tdw tdh twp	Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse Write Recovery	1,000 150 900 700 100 750 50			ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF

### MM2101-1 (500 ns Access Time)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ	YCLE	1 2				
tRCY tA tCO tOD tDF <sup>[1]</sup> tOH	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address	500 0 0		500 350 300 150	ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
tWCY tAW tCW tDW tDH tWP	Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse Write Recovery	500 100 400 280 100 300 50			ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF

### MM2101-2 (650 ns Access Time)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions			
READ C	YCLE								
tRCY tA	Read Cycle Access Time	650		650	ns ns	Input Pulse Levels: +0.65 to +2.2 \Input Pulse Rise and Fall Times:			
tOD (1)	Chip Enable to Output Output Disable to Output			400 350	ns ns	20 ns Timing Measurement Reference			
tOH	tOH Data Output to High Z State Previous Data Read Valid after change of Address		Previous Data Read Valid after 0		150		ns ns	Level: 1.5 V Output Load: 1 TTL Gate and C <sub>L</sub> = 100 pF	
WRITE	CYCLE								
tWCY tAW tCW tDW tDH tWP tWR	Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse Write Recovery	650 150 550 400 100 400 50			ns ns ns ns ns ns	Input Pulse Levels: $+0.65$ to $+2.2$ V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: $1.5$ V Output Load: 1 TTL Gate and $C_L = 100$ pF			

Note 1: tDF is with respect to the trailing edge of CE1, CE2, or OD, whichever occurs first.



# **MOS RAMs**

MM2102, MM2102-1, MM2102-2 1024-bit fully decoded static random access memories

# general description

The MM2102 family of 1024 word by one bit static random access read write memories are manufactured using N-channel enhancement mode silicon gate technology. Static storage cells eliminate the need for clocks and refresh. Data in and data out have the same polarity and the read operation is nondestructive.

Low threshold silicon gate N-channel technology allows complete DTL/TTL compatibility of all inputs and outputs as well as a single +5V supply. The separate chip enable input (CE) controlling the TRI-STATE® output allows easy memory expansion by OR-tying individual devices to a data bus.

The simple interface and high performance make the MM2102 family ideally suited for those applications, for large and small storage capacity, where cost is an important design consideration.

### features

- Single +5V supply
- All inputs and output directly DTL/TTL compatible
- Static operation—no clocks or refreshing required
- Low power

150 mW typ

■ Fast access MM2102

MM2102-1


1μs 500 ns

MM2102-2

650 ns

- TRI-STATE output for bus interface
- Chip enable allows simple memory expansion
- On chip address decode
- All inputs protected against static discharge
- Low cost 16-pin Epoxy B package

## block and connection diagrams



# 16 A7 A6 2 15 A8 R/W 3 14 A9 13 CE 12 DATA OUT A3 6 A4 7 A6 7 A6 8 B GND

Dual-In-Line Package

Order Number MM2102D, MM2102-1D or MM2102-2D See Package 3 Order Number MM2102N, MM2102-1N or MM2102-2N See Package 15

TOP VIEW

# absolute maximum ratings (Note 1)

### dc electrical characteristics

( $T_A$  within operating temperature range,  $V_{CC}$  = 5V ±5%, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage (VIH)		2.2		V <sub>cc</sub>	V
Logical "0" Input Voltage (VIL)		-0.5		0.65	V
Logical "1" Output Voltage (V <sub>OH</sub> )	$I_{OH} = -100 \mu A$	2.2			V
Logical "0" Output Voltage (V <sub>OL</sub> )	I <sub>OL</sub> = 1.9 mA			0.45	1 V
Input Load Current (ILI)	V <sub>IN</sub> = 0 to 5.25V			10	μΑ
Output Leakage Current (I <sub>LOH</sub> )	<del>CE</del> = 2.2V, V <sub>OUT</sub> = 4.0V			10	μΑ
Output Leakage Current (I <sub>LOL</sub> )	<del>CE</del> = 2.2V, V <sub>OUT</sub> = 0.45V			-100	μΑ
Power Supply Current (I <sub>CC1</sub> )	All Inputs = 5.25V, Data Out Open, $T_A = 25^{\circ}C$		30	60	mA
Power Supply Current (I <sub>CC2</sub> )	All Inputs = 5.25V, Data Out Open, T <sub>A</sub> = 0°C			70	mA

## ac electrical characteristics

( $T_A$  within operating temperature range,  $V_{CC}$  = 5V ±5%, unless otherwise specified.) See ac test circuit and switching time waveforms.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ CYCLE					
Read Cycle (t <sub>RC</sub> )					
MM2102	R/W = V <sub>IH</sub>	1000			ns
MM2102-1	R/W = V <sub>IH</sub>	500			ns
MM2102-2	R/W = V <sub>IH</sub>	650			ns
Access Time (t <sub>A</sub> )					
MM2102			[	1000	ns
MM2102-1				500	ns
MM2102-2				650	ns
Chip Enable to Output Time (t <sub>CO</sub> )					
MM2102	·		l l	500	ns
MM2102-1				350	ns
MM2102-2				400	ns
Previous Read Data Valid with		50			ns
Respect to Address (t <sub>OH1</sub> )					
Previous Read Data Valid with		0			ns
Respect to Chip, Enable (t <sub>OH2</sub> )					

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE CYCLE				1	
Write Cycle (t <sub>WC</sub> )				1 - L	
MM2102	<b>i</b>	1000			ns
MM2102-1	·	500			ns
MM2102-2		650			ns
Address to Write Set-up Time (tAW)					
MM2102		200			ns
MM2102-1		150			ns
MM2102-2		200			ns
AND THE PART AND ASSESSED.					
Write Pulse Width (t <sub>WP</sub> )		750			
MM2102		750		-	ns
MM2102-1		300			ns
MM2102-2	v.	400			ns
Write Recovery Time (twR)	·	50			ns
Data Set-up Time (t <sub>DW</sub> )					
MM2102		800			ns
MM2102-1	' '	330			ns
MM2102-2		450			ns
Data Hold Time (t <sub>DH</sub> )		100		•	ns
		.100			
Chip Enable to Write Set-up Time (t <sub>CW</sub> )					
MM2102		900			ns
MM2102-1		400			ns
MM2102-2		550		e de la companya de l	ns
CAPACITANCE					
Input Capacitance (All Inputs) (C <sub>IN</sub> ) (Note 4)	V <sub>IN</sub> = 0V, T <sub>A</sub> = 25°C, f = 1.0 MHz (Note 2)		3,0	5.0	pF
Output Capacitance (C <sub>OUT</sub> ) (Note 4)	V <sub>OUT</sub> = 0V, T <sub>A</sub> = 25°C, f = 1.0 MHz (Note 2)		7.0	10.0	pF


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: Positive true logic notation is used: Logical "1" = most positive voltage level, Logical "0" = most negative voltage level.


Note 4: Typical values are for T<sub>A</sub> = 25°C and nominal supply voltage.

# switching time waveforms







### ac test circuit





\*Delay times measured at MM2102 output.


# typical performance characteristics














# National Semiconductor

# **MOS RAMs**

# MM2102A, MM2102AL family 1024-bit (1024 × 1) static random access memories

### general description

The MM2102A family of high speed 1024 x 1-bit static random access read/write memories are manufactured using N-channel depletion-mode silicon gate technology. Static storage cells eliminate the need for clocks or refresh circuitry and the resultant cost associated with them

Low threshold silicon gate N-channel technology allows complete DTL/TTL compatibility of all inputs and outputs as well as a single 5V supply. The separate chip enable input  $(\overline{CE})$  controlling the TRI-STATE® output allows easy memory expansion by OR-tying individual devices to a data bus. Data in and data out have the same polarity.


In addition to the MM2102A, a low power version, the MM2102AL, is also available. This selection offers

a maximum operating current of 33 mA and a guaranteed standby mode down to a power supply voltage of 1.5V.

### features

- Single 5V supply
- All inputs and outputs directly DTL/TTL compatible
- Static operation—no clocks or refresh
- TRI-STATE output for bus interface
- All inputs protected against static charge
- Access time down to 250 ns.

### block diagram




### truth table

CE	R/W	DIN	D <sub>OUT</sub>	MODE
Н	X	Х	Hi-Z	Not selected
L	L	L	L	Write "0"
L	L	Ĥ	H	Write "1"
L	Н	X	DOUT	Read


### connection diagram

### **Dual-In-Line Package**



Order Number: MM2102AJ-2L MM2102AJ-L MM2102AJ-L MM2102AJ-4L MM2102AJ-4L MM2102AJ-6 See Package 10 Order Number: MM2102AN-2L MM2102AN-2 MM2102AN-L MM2102AN-MM2102AN-4L MM2102AN-4 MM2102AN-6 MM2102AN-6 See Package 15

# logic symbol



### absolute maximum ratings (Note 1) operating conditions Voltage at Any Pin MIN UNITS MAX Supply Voltage (VCC) 4.75 5.25 Voltage at Any Pin -0.5V to +7V °C 0 +70 Ambient Temperature (TA) Storage Temperature -65°C to +150°C v Input Low Voltage -0.5 8.0 **Power Dissipation** 1W Lead Temperature (Soldering, 10 seconds) 300°C Input High Voltage 2.0 Vcc

dc electrical characteristics T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = ±5%, unless otherwise specified.

SYMBOL	PARAMETER	CONDITION		MM2102A, MM2102A-2, MM2102A-4, MM2102A-6		MM2102A-L, MM2102A-2L, MM2102A-4L, MM2102A-6L	
			MIN	MAX	MIN	MAX	
Li	Input Load Current	V <sub>IN</sub> = 0 to 5.25V		10		10	μΑ
loh	Output Leakage Current	CE = 2V, V <sub>OUT</sub> = 2.4V		5		5	μΑ
<sup>I</sup> LOL	Output Leakage Current	CE = 2V, V <sub>OUT</sub> = 0.4V		-10		-10	μΑ
ICC	Power Supply Current	All Inputs = 5.25V, Data Output Open, TA = 25°C		45	-	31	mA
Icc	Power Supply Current	All Inputs = 5.25V,  Data Output Open,  TA = 0°C		50		33	mA
VOL	Output Low Voltage	I <sub>OL</sub> = 3.2 mA		0.4		0.4	٧
Voн	Output High Voltage	I <sub>OH</sub> = -200 μA	2.4		2.4		V

Note 1: "Absolute Maximum Ratings" are those values beyond which the device may be permanently damaged. They do not mean the device may be operated at these values.

# ac electrical characteristics (With standard load) $T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$ unless otherwise specified.


SYMBOL	PARAMETER	MM2102A-2, MM2102A-2L		MM2102A, MM2102A-L		MM2102A-4, MM2102A-4L		MM2102A-6, MM2102A-6L		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
READCY	CLE (Figure 1)									
tRC	Read Cycle	250		350		450		650		ns
tΑ	Access Time		250		350		450		650	ns
tCO	Chip Enable to Output Time		100		150		200		200	ns
tOH1	Previous Read Data Valid with Respect to Address	40		40		40		50		ns
tOH2	Previous Read Data Valid with Respect to Chip Enable	0		0		0	s.)*	0		ns
WRITE CY	CLE (Figure 2)									
twc	Write Cycle	250		350		450		650		ns
tAW	Address to Write Set-Up	20		20		20		20		ns
twp	Write Pulse Width	100		150		200		200		ns
twR	Write Recovery Time	0		0		0		0		пs
tDW	Date Set-Up Time	85		125		175		175		ns
tDH	Data Hold Time	0		0		0		0		ns
tCM	Chip Enable To Write Set-Up	100		150		200		200		ns

# ac electrical characteristics TA = 25°C, f = 1 MHz


evano.	DADAMETED	LIMI	Г (рҒ)
SYMBOL PARAME  CAPACITANCE 2  CIN. Input Capacitance (All III	PARAMETER	TYP	MAX
CAPACITA	NCE <sup>2</sup>		
CIN	Input Capacitance (All Inputs V <sub>IN</sub> = 0V)	3	5
COUT	Output Capacitance, VO = 0V	4	6

Note 2: This parameter is guaranteed by periodic testing

## ac test circuit



# switching time waveforms






FIGURE 1. Read Cycle

FIGURE 2. Write Cycle

Note 1: Input reference level for timing is 1.5V.

Note  $\bigcirc$ :  $V_{OH} = 2V$  is reference level for output high.

Note 3: VOL = 0.8V is reference level for output low.


Note (4): Input rise and fall times are 10 ns.

# standby characteristics $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$

SYMBOL	PARAMETER	CONDITIONS	MM2102A, MM2102A-2, MM2102A-4, MM2102-6			MM2102A-L, MM2102A-2L, MM2102A-4L, MM2102A-6L			UNITS
			MIN	TYP(3)	MAX	MIN	TYP(3)	MAX	
VPD	V <sub>CC</sub> in Standby	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.5			1.5		,	V
VCES	CE Bias in Standby	2 ≤ VPD ≤ VCCMAX	2.0	<b> </b>		2.0			,v
VCES	CE Bias in Stand-by	$1.5 \le V_{PD} \le 2$	VPD			VPD			V
IPD1	Standby Current	All Inputs = VPD = 1.5V			28	ŀ		23	mA
IPD2	Standby Current	All Inputs = VPD = 2V			38			28	mA
tCP	Chip Deselect to Standby Time		0			0			ns
tR	Recovery Time (Note 4)		tRC			tRC			ns

Note 3: Typical values at  $T_A = 25^{\circ}$  C. Note 4:  $t_R = t_{RC} = \text{read cycle time.}$ 

# standby waveforms





# MOS RAMs

MM2102MD, MM2102-2MD military temperature range 1024-bit fully decoded static random access memories

### general description

The MM2102 family of 1024 word by one bit static random access read write memories are manufactured using N-channel enhancement mode silicon gate technology. Static storage cells eliminate the need for clocks and refresh. Data in and data out have the same polarity and the read operation is nondestructive.

Low threshold silicon gate N-channel technology allows complete DTL/TTL compatibility of all inputs and outputs as well as <u>a single +5V supply</u>. The separate chip enable input (CE) controlling the TRI-STATE<sup>®</sup> output allows easy memory expansion by OR-tying individual devices to a data bus.

The simple interface and high performance make the MM2102 family ideally suited for those applications, for large and small storage capacity, where cost is an important design consideration.

### features

- Single +5V supply
- All inputs and output directly DTL/TTL compatible
- Static operation—no clocks or refreshing required
- Low power


150 mW typ.


■ Fast Access MM2102 MM2102-2

1μs 650 ns

- TRI-STATE output for bus interface
- Chip enable allows simple memory expansion
- On chip address decode
- All inputs protected against static discharge
- -55°C to +125°C Operation

## block and connection diagrams





Order Number MM2102MD or MM2102-2MD See Package 3

# absolute maximum ratings (Note 1)

Voltage at Any Pin	-0.5V to +7.0V
Operating Temperature Range	-55°C to +125°C
Storage Temperature Range	−65°C to +150°C
Power Dissipation	1W
Lead Temperature (Soldering, 10 seconds)	300°C

### dc electrical characteristics

( $T_A$  within operating temperature range,  $V_{CC} = 5V \pm 10\%$ , unless otherwise noted.)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>IH</sub>	Logical "1" Input Voltage		2.2		V <sub>cc</sub>	٧
VIL	Logical "0" Input Voltage		<b>−</b> 0.5		0.65	. V
$V_{OH}$	Logical "1" Output Voltage	I <sub>OH</sub> = -100μA	2.2			٧
VoL	Logical "0" Output Voltage	I <sub>OL</sub> = 2.1 mA			0.45	٧
ILI	Input Load Current	V <sub>IN</sub> = 0 to 5.5V			10	μΑ
LOH	Output Leakage Current	CE = 2.2V, V <sub>OUT</sub> = 4.0V			10	μΑ
LOL	Output Leakage Current	CE = 2.2V, V <sub>OUT</sub> = 0.45V			-50	μΑ
I <sub>CC1</sub>	Power Supply Current	All Inputs = 5.5V, Data Out Open, $T_A = 25^{\circ} C$ , (Note 4)		25	45	mA
I <sub>CC2</sub>	Power Supply Current	All Inputs = 5.5V, Data Out Open, $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	. '		55	mA

## ac electrical characteristics

 $(T_A \text{ within operating temperature range, V}_{CC} = 5V \pm 10\%$ , unless otherwise specified.) See ac test circuit and switching time waveforms.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ	CYCLE		:			
t <sub>RC</sub>	Read Cycle MM2102 MM2102-2	$R/\overline{W} = V_{1H}$ $R/\overline{W} = V_{1H}$	1000 650			ns ns
t <sub>A</sub>	Access Time MM2102 MM2102-2				1000 650	ns ns
t <sub>co</sub>	Chip Enable to Output Time MM2102 MM2102-2				500 400	ns ns
t <sub>OH1</sub>	Previous Read Data Valid with Respect to Address		50			ns
t <sub>OH2</sub>	Previous Read Data Valid with Respect to Chip, Enable		0			. ns

# ac electrical characteristics (con't)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE	CYCLE					
twc	Write Cycle MM2102 MM2102-2		1000 650			ns ns
t <sub>AW</sub>	Address to Write Set-Up Time MM2102 MM2102-2		200 200			ns ns
t <sub>WP</sub>	Write Pulse Width MM2102 MM2102-2		750 400			ns ns
twR	Write Recovery Time	÷	50			ns
t <sub>DW</sub>	Data Set-Up Time MM2102 MM2102-2		800 450			ns ns
t <sub>DH</sub>	Data Hold Time		100			ns
t <sub>CW</sub>	Chip Enable to Write Set-Up Time MM2102 MM2102-2		900 550			ns ns
CAPAC	CITANCE					
C <sub>IN</sub>	Input Capacitance (All Inputs)	$V_{IN} = 0V', T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$ (Notes 2 and 4)		3	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$ , $T_A = 25^{\circ}C$ , $f = 1.0 \text{ MHz}$ (Notes 2 and 4)		7	10	pF .


**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: Positive true logic notation is used: Logical "1" = most positive voltage level, Logical "0" = most negative voltage level.

Note 4: Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

## switching time waveforms






## ac test circuit

1.25


1.00

POWER SUPPLY VOLTAGE (V)



\*Delay times measured at MM2102 output


# typical performance characteristics



400

-75 -50 -25 0 25 50 75 100 125

TA - AMBIENT TEMPERATURE (°C)



**Output Sink Current** 

vs Temperature



# **MOS RAMs**

# MM2111, MM2111-1, MM2111-2 1024 -bit (256 $\times$ 4) static MOS RAM with common I/O and output disable

### general description

The National MM2111 is a 256 by 4 static random access memory element fabricated using N-channel enhancement mode Silicon Gate technology. Static storage cells eliminate the need for refresh and the peripheral circuitry associated with refresh. The data is read out nondestructively and has the same polarity as the input data. Common Data Input/Output pins are provided.


The 2111 is directly TTL in all respects: inputs, outputs and a single +5 V supply. The two Chip-enables allow easy selection of an individual package when outputs are OR-tied. The features of this memory device can be combined to make a low cost, high performance, and easy to manufacture memory system.

National's silicon gate technology provides excellent protection against contamination and permits the use of low cost Epoxy B packaging.

### features

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5 V Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Static MOS No Clocks or Refreshing Required
- Access Time 0.5 to 1.0 µs Max.
- Simple Memory Expansion Chip Enable Input
- Low Cost Packaging 18 Pin Epoxy B Dual-In-Line Configuration
- Low Power Typically 150 mW
- Tri-State ® Output OR-Tie Capability

# block and connection diagrams





### PIN NAMES

A0-A7 ADDRESS INPUTS
OD OUTPUT DISABLE
R/W READ/WRITE INPUT
CE1 CHIP ENABLE 1
CE2 CHIP ENABLE 2
I/O1-I/O4 DATA INPUT/OUTPUT

Order Number MM2111D, MM2111-1D or MM2111-2D See Package 4 Order Number MM2111N,

Order Number MM2111N, MM2111-1N or MM2111-2N See Package 16

#### absolute maximum ratings

Ambient Temperature Under Bias  $0^{\circ}$ C to  $+70^{\circ}$ C Storage Temperature  $-65^{\circ}$ C to  $+150^{\circ}$ C Voltage On Any Pin With Respect to Ground -0.5 V to +7 V Power Dissipation 1 Watt

dc electrical characteristics  $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = 5$  V ±5%, unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
ILI	Input Current			10	μΑ	V <sub>IN</sub> = 0 to 5.25 V
<sup>I</sup> LOH	I/O Leakage Current[2]			15	μΑ	$\overline{CE}$ = 2.2 V, $V_{1/O}$ = 4.0 V
LOL	I/O Leakage Current[2]		ł	-50	μΑ	$\overline{CE}$ = 2.2 V, $V_{1/O}$ = 0.45 V
ICC1	Power Supply Current	j	30	60	mA	$V_{IN} = 5.25 \text{ V}, I_{I/O} = 0 \text{ mA}$
ICC2	Power Supply Current		•	70	mA	$T_A = 25^{\circ}C$ $V_{IN} = 5.25 \text{ V, I}_{I/O} = 0 \text{ mA}$ $T_A = 0^{\circ}C$
$v_{IL}$	Input "Low" Voltage	-0.5		+0.65	· V	• •
VIH	Input "High" Voltage	2.2		Vcc	V	
VOL	Output "Low" Voltage			+0.45	· V	I <sub>OL</sub> = 2.0 mA
VoH	Output "High" Voltage	2.2			V.	$I_{OH} = -150 \mu A$


Note 1: Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

#### capacitance TA = 25°C, f = 1 MHz


Symbol	Test	Lim	its (pF)
39111001	Test	Тур.	Max.
CIN	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0 V	4	8
CI/O	I/O Capacitance V <sub>I/O</sub> = 0 V	10	,15

#### switching time waveforms

READ CYCLE (R/W = "1")



#### WRITE CYCLE



Note 1:  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE1}$ ,  $\overline{CE2}$ , or OD, whichever occurs first.

#### ac electrical characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5$ V $\pm$ 5%, unless otherwise specified.

#### MM2111

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ C	YCLE					
tRCY t <sub>A</sub>	Read Cycle Access Time	1,000		1,000	ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times:
tCO	Chip Enable to Output			800	ns	20 ns
tOD	Output Disable to Output		·	700	ns	Timing Measurement Reference
_tDF <sup>[1]</sup>	Data Output to High Z State	0		200	ns	Level: 1.5 V
tOH	Previous Data Read Valid after change of Address	0	arije.		ns	Output Load: 1 TTL Gate and CL = 100 pF
WRITE C	CYCLE					
tWCY	Write Cycle	1,000			ns	Input Pulse Levels: +0.65 to +2.2 \
tAW	Write Delay	150			ns	Input Pulse Rise and Fall Times:
tCW	Chip Enable to Write	900			ns	20 ns
tDW	Data Setup	700			ns	Timing Measurement Reference
tDH	Data Hold	100			ns	Level: 1.5 V
tWP	Write Pulse	750			ns	Output Load: 1 TTL Gate and
twr	Write Recovery	50			ns	C <sub>L</sub> = 100 pF

#### MM2111-1 (500 ns Access Time)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ C	YCLE					
tRCY tA tCO tOD tDF(1) tOH	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address	500 0 0		500 350 300 150	ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
WRITE	CYCLE				- 1, 1	
tWCY tAW tCW tDW tDH tWP	Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse Write Recovery	500 100 400 280 100 300 50			ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF

#### MM2111-2 (650 ns Access Time)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ C	YCLE					
tRCY tA tCO tOD tDF[1] tOH	Read Cycle Access Time Chip Enable to Output Output Disable to Output Data Output to High Z State Previous Data Read Valid after change of Address	650 0 0		650 400 350 150	ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
WRITE C	CYCLE					
tWCY tAW tCW tDW tDH tWP	Write Cycle Write Delay Chip Enable to Write Data Setup Data Hold Write Pulse Write Recovery	650 150 550 400 100 400 50			ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF



### MM2112, MM2112-2 1024-bit (256 $\times$ 4) static MOS RAM with common data I/O

#### general description

The National MM2112 is a 256 by 4 static random access memory element fabricated using N-Channel enhancement mode Silicon Gate technology. Static storage cells eliminate the need for refresh and the peripheral circuitry associated with refresh. The data is read out nondestructively and has the same polarity as the input data. Common Data Input/Output pins are provided.


The MM2112 is directly TTL in all respects: inputs, outputs and a single +5 V supply. The Chip-enable allows easy selection of an individual package when outputs are OR-tied. The features of this memory device can be combined to make a low cost, high performance, and easy to manufacture memory system.

National's silicon gate technology provides excellent protection against contamination and permits the use of low cost Epoxy B packaging.

#### features

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5 V Supply Voltage
- Directly TTL Compatible All Inputs and Outputs
- Static MOS No Clocks or Refreshing Required
- Access Time 0.65 to 1 µs Max.
- Simple Memory Expansion Chip Enable Input
- Low Cost Packaging 16 Pin Epoxy B Dual-In-Line Configuration
- Low Power Typically 150 mW
- Tri-State ® Output OR-Tie Capability

#### block and connection diagrams



A3	1	16	- vcc
A2	2	15	A4
A1 —	3	14	R/W
A0 -	4	13	— ČĒ
A5	5	12	1/04
A6 -	6	11	1/03
A7	7	10	1/02
ND -	8	9	1/01
		_	

#### PIN NAMES

A<sub>0</sub>-A<sub>7</sub> ADDRESS INPUTS
R/W READ/WRITE INPUT
CE CHIP ENABLE INPUT
I/O<sub>1</sub>-I/O<sub>4</sub> DATA INPUT/OUTPUT
VCC POWER (+5 V)

Order Number MM2112D or MM2112-2D See Package 3 Order Number MM2112N

or MM2112-2N See Package 15

### 1

#### absolute maximum ratings

Ambient Temperature Under Bias  $0^{\circ}$ C to  $+70^{\circ}$ C Storage Temperature  $-65^{\circ}$ C to  $+150^{\circ}$ C Voltage On Any Pin With Respect to Ground -0.5 V to +7 V Power Dissipation 1 Watt

dc electrical characteristics  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{CC} = 5$  V  $\pm$  5% unless otherwise specified.

Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Test Conditions
ILI	Input Current			10	μΑ	V <sub>IN</sub> = 0 to 5.25 V
LOH	I/O Leakage Current			15	μΑ	$\overline{CE}$ = 2.2 V, V <sub>I/O</sub> = 4.0 V
LOL	I/O Leakage Current			-50	μΑ	$\overline{CE} = 2.2 \text{ V}, \text{ V}_{1/O} = 0.45 \text{ V}$
ICC1	Power Supply Current		30	60	mA	$V_{IN} = 5.25 \text{ V}, I_{I/O} = 0 \text{ mA}$
						$T_A = 25^{\circ}C$
ICC2	Power Supply Current			70	mΑ	$V_{IN} = 5.25 \text{ V}, I_{I/O} = 0 \text{ mA}$
						$T_A = 0^{\circ}C$
VIL	Input "Low" Voltage	-0.5		+0.65	V	
$V_{IH}$	Input "High" Voltage	2.2		Vcc	V	
VoL	Output "Low" Voltage			+0.45	V	IOL = 2 mA
Voн	Output "High" Voltage	2.2			V	$IOH = -150 \mu A$


Note 1: Typical values are for T<sub>A</sub> = 25°C and nominal supply voltage.

#### capacitance TA = 25°C, f = 1 MHz


Symbol	Too	Limi	ts (pF)
Symbol	Test	Тур.	Max.
CIN	Input Capacitance (All Input Pins) V <sub>IN</sub> = 0 V	4	8
C <sub>I/O</sub>	I/O Capacitance V <sub>I/O</sub> = 0 V	10	18

#### switching time waveforms


#### READ CYCLE (R/W = "1")



#### **WRITE CYCLE #1**



#### WRITE CYCLE #2



Note 1: Data Hold Time (TOH) is referenced to the trailing edge of CHIP ENABLE (CE) or READ/WRITE (R/W) whichever comes first.

#### ac electrical characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{CC} = 5$ V $\pm$ 5% unless otherwise specified.

#### MM2112

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ C	YCLE					
tRCY tA tCO tCD tOH	Read Cycle Access Time Chip Enable to Output Time Chip Enable to Output Disable Time Previous Read Data Valid After Change of Address	0 50		1,000 800 200	ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 \ Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
WRITE C	CYCLE #1					
tWCY1 tAW1 tDW1 tWP1 tCS1 tCH1 tWR1 tDH1	Write Cycle Address to Write Setup Time Write Setup Time Write Pulse Width Chip Enable Setup Time Chip Enable Hold Time Write Recovery Time Data Hold Time	850 150 650 650 0 0 50		100	ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 \ Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
WRITE	CYCLE #2	T		·		
tWCY2 tAW2 tDW2 tWD2 tCS2 tCH2 tWR2 tDH2	Write Cycle Address to Write Setup Time Write Setup Time Write to Output Disable Time Chip Enable Setup Time Chip Enable Hold Time Write Recovery Time Data Hold Time	1,050 150 650 200 0 0 50			ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 \ Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF

#### ac electrical characteristics (Continued) $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5$ V $\pm$ 5% unless otherwise specified.

#### MM2112-2 (650 ns Access Time)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ C	YCLE					
tRCY tA tCO tCD tOH	Read Cycle Access Time Chip Enable to Output Time Chip Enable to Output Disable Time Previous Read Data Valid After Change of Address	650 0 50		650 500 150	ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
WRITE	CYCLE #1					
twcy1 tAW1 tDW1 tWO1 tcS1 tCH1 tWR1	Write Cycle Address to Write Setup Time Write Setup Time Write Pulse Width Chip Enable Setup Time Chip Enable Hold Time Write Recovery Time Data Hold Time	500 100 350 350 0 0 50 50		50	ns ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF
tWCY2 tAW2 tDW2 tWD2 tCS2 tCH2 tWR2 tDH2	Write Cycle Address to Write Setup Time Write Setup Time Write to Output Disable Time Chip Enable Setup Time Chip Enable Hold Time Write Recovery Time Data Hold Time	700 100 350 200 0 0 50 50			ns ns ns ns ns ns ns	Input Pulse Levels: +0.65 to +2.2 V Input Pulse Rise and Fall Times: 20 ns Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and CL = 100 pF



# MM5269 1024-bit (256 $\times$ 4) fully decoded static RAM with on chip registers

#### general description

The National MM5269 is a 256 word x 4 bit Static Random Access Memory device fabricated using N-Channel enhancement mode Silicon Gate technology. Static storage cells eliminate the need for refresh and the additional peripheral circuitry associated with refresh. Data in and data out have the same polarity.


The MM5269 is fully TTL compatible including inputs, outputs and power supply. The chip enable input allows memory expansion and the address latch feature eliminates the need for external address registers. The output enable is provided for systems which use a common input/output data bus. All of the features of this memory device can be combined to make a low cost, high performance and easy to manufacture memory system. System design costs are also minimized because of the ease-of-use of the MM5269.

National's Silicon Gate process provides protection against contamination and permits the use of low cost Epoxy B packaging.

#### features

- Organization 256 Words by 4 Bits
- Access Time 0.5 to 1.0 μs
- On Chip Address and Chip Enable Registers
- Directly TTL Compatible All Inputs and Outputs
- Single +5 V Power Supply
- Tri-State ® Output OR-Tie Capability
- Output Enable for Common Data Bus Systems
- Static Memory No Refresh Required
- Packaged in a 22 Pin Epoxy B Dual-In-Line

#### block and connection diagrams





Order Number MM5269D See Package 5 Order Number MM5269N See Package 17

#### absolute maximum ratings

Voltage at Any Pin -0.5 V to +7.0 VOperating Temperature  $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ Power Dissipation 1 WattLead Temperature (10 s)  $300^{\circ}\text{C}$ 

#### dc electrical characteristics (V<sub>CC</sub> = 5.0 V ± 5%, 0°C ≤ T<sub>A</sub> ≤ +70°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
VIH	Logic "1" Input Voltage	2.2		Vcc	V	
٧IL	Logic "0" Input Voltage	-0.5		0.65	V	,
Voн	Logic "1" Output Voltage	2.2			٧.	$I_{OH} = -150  \mu A$
VOL	Logic "0" Output Voltage			0.45	V	IOL = 2.0 mA
ILI	Input Load Current			10	μΑ	$0.\overline{V} \le V_{IN} \le 5.0 V$
LOH	Output Leakage Current			15	μΑ	$\overline{CE}$ = 2.2 V, V <sub>O</sub> = 4.0 V
LOL	Output Leakage Current	1	*	-50	μΑ	$\overline{CE}$ = 2.2 V, V <sub>O</sub> = 0.45 V
ICC	Power Supply Current			70	mA	$V_{IN} = 5.25 \text{ V, I}_{O} = 0 \text{ mA, T}_{A} = 0^{\circ} \text{ C}$

#### ac electrical characteristics (v<sub>CC</sub> = 5.0 v $\pm$ 5%, 0°C $\leq$ T<sub>A</sub> $\leq$ +70°C)


Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
READ C	YCLE					
tRCY tA or tACL	Read Cycle Access Time	1,000		1,000	ns ns	Input Pulse Levels: +0.65 to +2.2 \nput Pulse Rise and Fall Times:
tOE tLP	Output Enable to Output Time Latch Pulse Width	200		500	ns ns	20 ns Timing Measurement Reference Level: 1.5 V
tAS tAH	ADD & CE to Latch Setup Time ADD & CE to Latch Hold Time	100 100			ns ns	Output Load: 1 TTL Gate and C <sub>L</sub> = 100 pF
WRITE C	CYCLE			<u> </u>		
tWCY tAW	Write Cycle Address and CE to Write Setup	1,000 200	, .		ns ns	
twp twr	Time Write Pulse Width Write Recovery Time	650 50		400	ns ns	Input Pulse Levels: +0.65 to +2.2 Input Pulse Rise and Fall Times: 20 ns
tOD tDH	Write to Output Disable Time Data Setup Time Data Hold Time	350 100		400	ns ns ns	Timing Measurement Reference Level: 1.5 V Output Load: 1 TTL Gate and
tCW	Chip Enable to Write Latch Pulse Width Add & CE to Latch Setup Time	750 200 100			ns ns	C <sub>L</sub> = 100 pF
tAS tAH	Add & CE to Latch Hold Time	100			ns ns	

#### switching time waveforms

#### READ CYCLE (WE = "0")

# LATCH IAS IAS STABLE MAY CHANGE OE OE TRISTATE INVALID VALID

#### WRITE CYCLE





# MM4270 TRI-SHARE<sup>™</sup> extended temperature range 4096-bit dynamic random access read/write memory

#### general description


The MM4270 is a 4096-bit dynamic random access memory with TRI-SHARE. Because of this unique design feature, National is able to package a 4k device in an 18-pin dual-in-line package. The device is manufactured using N-channel silicon gate technology with a single transistor cell which provides higher density on a monolithic chip and thus lower cost.

The TRI-SHARE Port (TSP) is a multifunction input that, along with a common input/output, allows National to manufacture an 18-pin version of a 4k RAM. The functions controlled by the TSP are read/write, V<sub>CC</sub>, and logical chip select. In order to understand how the TSP works, consider the timing diagrams. The state of the TSP at the leading edge of the chip enable clock determines whether the device is selected. If it is at a TTL high level, the chip is selected and the device goes into a read mode after chip enable goes high. This high level also performs a V<sub>CC</sub> function in that it enables a reference voltage for a TTL high output. The supply for the output buffer is V<sub>DD</sub>, not the TRI-SHARE Port; thus, no special driver is required. In order to perform a

write, the TSP must be pulsed low after the minimum hold time and the appropriate data placed on the I/O. When the MM4270 goes into write, the output circuit is disabled. If the TSP is low at the start of the cycle, the memory is not selected but it will be refreshed if the chip enable clock is pulsed.

#### features

- 4096 x 1 bit organization
- Access time 270 ns maximum
- Cycle time 470 ns minimum
- TRI-SHARE port
- High memory density—18-pin package
- TTL compatible inputs (except chip enable)
- TRI-STATE® common input/output
- Registers on chip for addresses and chip select
- Two power supplies, +12V, -5V
- Simple read-modify-write operation



#### eris

fo

is the V is V is

absolute maximum ratings

Operating Temperature Range -55°C to +85°C
Storage Temperature -65°C to +150°C

All Input or Output Voltages with Respect to the Most Negative Supply Voltage, VBB

Supply Voltages V<sub>DD</sub> and V<sub>SS</sub> with -0.3V to +20V

Respect to V<sub>BB</sub>

#### ac electrical characteristics

 $T_A = -55^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB}$  (Note 2) =  $-5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP(3)	MAX	UNITS
ILI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max, (All Inputs Except CE)		0.01	10	μΑ
ILC	Input Load Current	VIN = 0V to VIHC max		0.01	10	μА
ILO	Output Leakage Current Up For High Impedance State	CE = V <sub>ILC</sub> , V <sub>O</sub> = 0V to 5.25V		0.01	10	μА
IDD1	V <sub>DD</sub> Supply Current During CE "OFF"	CE = -1V to +0.6V, (Note 4)		110	200	μΑ
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE "ON"	CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C		20	50	mA
IDD AV1	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}C$ , Cycle Time = 470 ns, t <sub>CE</sub> = 300 ns		35	70	· mA
IBB	VBB Supply Current Average	Who is a		5	100	μΑ
VIL	Input Low Voltage	t <sub>T</sub> = 20 ns, <i>(Figure 4)</i>	-1.0		0.6	v
VIH	Input High Voltage		2.2		V <sub>CC</sub> +1	V
VILC	CE Input Low Voltage		-1.0		1.0	v
VIHC	CE Input High Voltage	•	V <sub>DD</sub> -1	200	V <sub>DD</sub> +1	· v
VoL	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0		0.45	٧
Voн	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4			V

1.0W

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that  $V_{DD}$  or  $V_{SS}$  should never be 0.3V more negative than  $V_{BB}$ .

Note 3: Typical values are for  $T_A = 25^{\circ}$ C and nominal power supply voltages.

Note 4: The  $I_{DD}$  current is to  $V_{SS}$ . The  $I_{BB}$  current is the sum of all leakage currents.

#### ac electrical characteristics $T_A = -55^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 10\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ, W	RITE, READ/MODIFY/WRITE, A	ND REFRESH CYCLE				
tREF	Time Between Refresh				1	ms
<sup>t</sup> AC	Address to CE Set-Up Time	tAC is Measured From End of Address Transition	0			ns
tAH	Address Hold Time		100			ns
tCC	CE "OFF" Time		130			ns
tŢ	CE Transition Time		10		40	ns
<sup>t</sup> CF	CE "OFF" to Output High Impedance State		0		1	ns
<sup>t</sup> TC	TRI-SHARE Port to CE Set-Up Time		0			ns
ŧтн	TRI-SHARE Port Hold Time	the state of the s	50			ns
READ C	YCLE					
tCY	Cycle Time		470			ns
<sup>t</sup> CE	CE "ON" Time	t <sub>T</sub> = 20 ns	300		3000	ns
tco	CE Output Delay	C <sub>LOAD</sub> = 50 pF, Load = One TTL Gate			250	ns
tACC	Address to Output Access	Ref 1 = 2.0V, Ref 0 = 0.8V			270	ns
tTL"	CE to TSP	tACC = tAC + tCO + tT	0			ns

#### switching time wave

V <sub>IH</sub> Address V <sub>IL</sub>	ADDRES CAN CHANGE
VIHC	†AÇ
1110	
CE	
VILC	
V <sub>IH</sub> TSP V <sub>IL</sub>	TSP CAN CHANGE
V <sub>OH</sub> D <sub>OUT</sub> V <sub>OL</sub>	

MM4270

V <sub>IH</sub> Address V <sub>IL</sub>	ADDRE CAN CHANG
VIHC	†AC
CE	
VILC	
	ŧŢί
VIH	
TSP	TSP C
VIL	
V <sub>OH</sub> V <sub>OL</sub>	

entire t<sub>AH</sub> period.

Note 2: V<sub>IL MAX</sub>

Note 3: V<sub>IH MIN</sub>

Note 4: V<sub>SS</sub> + 2.0

Note 5: V<sub>DD</sub> - 2

Note 6: V<sub>SS</sub> + 2.0

Note 7: V<sub>SS</sub> + 0.8

Note 1: For Refr


#### ac electrical characteristics (Continued) T<sub>A</sub> = -55°C to +85°C, V<sub>DD</sub>

SYMBOL	PARAMETER	CONDITIONS	
READ/M	ODIFY/WRITE CYCLE		
<sup>t</sup> RWC	Read Modify Write (RMW) Cycle Time		
tCRW	CE Width During RMW		1
tWC	TSP to CE "ON"	t <sub>T</sub> = 20 ns	
tW2	TSP to CE "OFF"	C <sub>LOAD</sub> = 50 pF, Load = One TTL Gate	
tWP	TSP Pulse Width	Ref 1 = 2.0V, Ref 0 = 0.8V	
tD	DIN to CE "OFF"	tACC = tAC + tCO + tT	
<sup>t</sup> DH	DIN Hold Time		
tCO	CE to Output Delay		
<sup>t</sup> ACC	Access Time		.
tWD	TSP to Output High Impedance		
<sup>t</sup> M	Modify Time		
CAPACIT	ANCE (Note 1)	,	
C <sub>AD</sub>	Address Capacitance, CS	VIN = VSS	
CCE.	CE Capacitance	VIN = VSS	
C <sub>I/O</sub>	Data I/O Capacitance	V <sub>OUT</sub> = 0V	
CIN	TSP Capacitance	VIN = VSS	

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the e equal to a constant 20 mA.

#### switching time waveforms (Continued)

#### Read Modify Write Cycle



Note 1: If  $D_{IN}$  is forced prior to  $\overline{D_{OUT}}$  becoming high impedance (two then maximum ambient temperature should be derated by  $T_{OV}/T_{CYCL}$  Where  $T_{OV}$  is time between forcing  $D_{IN}$  and  $\overline{D_{OUT}}$  becoming TRI-STA' Note 2:  $V_{IL}$  MAX is the reference level for measuring timing of the  $T_{SP}$  and  $D_{IN}$ .

Note 3: VIH MIN is the reference level for measuring timing of the a TSP and DIN.

Note 4:  $V_{SS}$  + 2.0V is the reference level for measuring timing of CE.

Note 5:  $V_{DD} - 2V$  is the reference level for measuring timing of CE. Note 6:  $V_{SS} + 2.0V$  is the reference level for measuring timing of D<sub>C</sub> high output

Note 7:  $V_{SS}$  + 0.8V is the reference level for measuring timing of D( low output.

Note 8: For minimum cycle,  $t_M = 0$ , for test purposes  $t_M = 10$  ns.

#### absolute maximum ratings

Operating Temperature Range Storage Temperature

-55°C to +85°C -65°C to +150°C

All Input or Output Voltages with Respect to the Most Negative Supply Voltage, VBB -0.3V to +25V

Supply Voltages VDD and VSS with

-0.3V to +20V

Respect to V<sub>BB</sub> Power Dissipation

1.0W

#### ac electrical characteristics

 $T_A = -55^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB}$  (Note 2) =  $-5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP(3)	MAX	UNITS
fL)	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max, (All Inputs Except CE)		0.01	10	μΑ
ILC	Input Load Current	VIN = 0V to VIHC max		0.01	10	μΑ
litol	Output Leakage Current Up For High Impedance State	CE = V <sub>ILC</sub> , V <sub>O</sub> = 0V to 5.25V		0.01	10	μА
IDD1	V <sub>DD</sub> Supply Current During CE "OFF"	CE = -1V to +0.6V, (Note 4)		110	200	μΑ
IDD2	V <sub>DD</sub> Supply Current During CE "ON"	CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C		20	50	mA
IDD AV1	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}C$ , Cycle Time = 470 ns, t <sub>CE</sub> = 300 ns		35	70	mA
I <sub>BB</sub>	VBB Supply Current Average			5	100	μΑ
VIL	Input Low Voltage	t <sub>T</sub> = 20 ns, <i>(Figure 4)</i>	-1.0	.'	0.6	v
VIH	Input High Voltage		2.2		V <sub>CC</sub> +1	v
VILC	CE Input Low Voltage		-1.0		1.0	V
VIHC	CE Input High Voltage		V <sub>DD</sub> -1		V <sub>DD</sub> +1	V
VOL	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0		0.45	v
Voн	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4			v

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that VDD or VSS should never be 0.3V more negative than

Note 3: Typical values are for T<sub>A</sub> = 25°C and nominal power supply voltages.


Note 4: The IDD current is to VSS. The IBB current is the sum of all leakage currents.

#### ac electrical characteristics $T_A = -55^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 10\%$


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ, W	RITE, READ/MODIFY/WRITE, AI	ND REFRESH CYCLE		***************************************		
tREF	Time Between Refresh				1	ms
tAC	Address to CE Set-Up Time	tAC is Measured From End of Address Transition	0			ns
tAH	Address Hold Time		100			ns
tCC	CE "OFF" Time		130			ns
t <sub>T</sub>	CE Transition Time		10	<u>'</u>	40	ns .
<sup>t</sup> CF	CE "OFF" to Output High Impedance State		0			ns
<sup>t</sup> TC	TRI-SHARE Port to CE Set-Up Time		0			ns
<sup>†</sup> ТН	TRI-SHARE Port Hold Time		50			ns
READ C	YCLE					
tCY	Cycle Time		470			ns
tCE	CE "ON" Time	tŢ = 20 ns	300		3000	ns
tco	CE Output Delay	CLOAD = 50 pF, Load = One TTL Gate			250	ns
tACC	Address to Output Access	Ref 1 = 2.0V, Ref 0 = 0.8V			270	ns
tTL	CE to TSP	tACC = tAC + tCO + tT	0			ns

#### switching time waveforms

#### Read Cycle



#### Refresh Cycle ①



Note 1: For Refresh cycle, row and column addresses must be stable before t<sub>AC</sub> and remain stable for entire t<sub>AH</sub> period.

Note 2:  $V_{IL\ MAX}$  is the reference level for measuring timing of the addresses, TSP and DIN.

Note 3: VIH MIN is the reference level for measuring timing of the addresses, TSP and DIN.

Note 4: V<sub>SS</sub> + 2.0V is the reference level for measuring timing of CE.

Note 5:  $V_{DD}-2V$  is the reference level for measuring timing of CE.

Note 6: V<sub>SS</sub> + 2.0V is the reference level for measuring the timing of D<sub>OUT</sub> for a high output.


Note 7:  $V_{SS}$  + 0.8V is the reference level for measuring timing of  $D_{OUT}$  for a low output.

#### 1

#### ac electrical characteristics (Continued) T<sub>A</sub> = -55°C to +85°C, V<sub>DD</sub> = 12V ±5%, V<sub>BB</sub> = -5V ±10%

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE C	YCLE		1.0			
tCY	Cycle Time		470			ns
tCE	CE "ON" Time		300		3000	ns
tWI	TSP to CE "OFF"		150			ns
tCW	CE to TSP	t <sub>T</sub> = 20 ns			85	ns
tD	DIN to CE "OFF"		150			ns
<sup>t</sup> DH	D <sub>IN</sub> Hold Time		0			ns
tWP	TSP Pulse Width		50		100	ns

#### switching time waveforms (Continued)



Note 1: If  $t_{CW(MAX)}$  is greater than 85 ns, then memory operation is like Read/Modify/Write cycle.

Note 2: VIL MAX is the reference level for measuring timing of the addresses, TSP and DIN.

Note 3: VIH MIN is the reference level for measuring timing of the addresses, TSP and DIN.

Note 4: VSS + 2.0V is the reference level for measuring timing of CE.

Note 5:  $V_{DD}-2V$  is the reference level for measuring timing of CE.


#### ac electrical characteristics (Continued) $T_A = -55^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 10\%$

YMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
READ/M	ODIFY/WRITE CYCLE					
tRWC	Read Modify Write (RMW) Cycle Time		650			ns
tCRW	CE Width During RMW		480	ľ	3000	ns
tWC	TSP to CE "ON"	t <sub>T</sub> = 20 ns	0	1		ns
tw2	TSP to CE "OFF"	C <sub>LOAD</sub> = 50 pF, Load = One TTL Gate	200			ns
tWP	TSP Pulse Width	Ref 1 = 2.0V, Ref 0 = 0.8V	50			nş
tD	DIN to CE "OFF"	tACC = tAC + tCO + tT	150			ns
<sup>t</sup> DH	DIN Hold Time		0 .			- ns
tCO	CE to Output Delay			,	250	ns
tACC	Access Time				270	ns
tWD	TSP to Output High Impedance				50	ns
<sup>t</sup> M	Modify Time		0			ns
CAPACIT	ANCE (Note 1)					
C <sub>AD</sub>	Address Capacitance, CS	VIN = VSS		2	6	рF
CCE.	CE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		. 15	25	pF
CI/O	Data I/O Capacitance	V <sub>OUT</sub> = 0V		8	10	, pF
CIN	TSP Capacitance	VIN = VSS		5	6	pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.

#### switching time waveforms (Continued)

#### Read Modify Write Cycle



Note 1: If D $_{IN}$  is forced prior to  $\overline{D_{OUT}}$  becoming high impedance (twD(MAX)), then maximum ambient temperature should be derated by  $T_{OV}/T_{CYCLE}$  (35°C). Where  $T_{OV}$  is time between forcing  $D_{IN}$  and  $\overline{D_{OUT}}$  becoming TRI-STATE.

Note 2:  $V_{\mbox{\scriptsize IL}}$  MAX is the reference level for measuring timing of the addresses, TSP and D\_IN.

Note 3:  $V_{IH\ MIN}$  is the reference level for measuring timing of the addresses, TSP and DIN.

Note 4: VSS + 2.0V is the reference level for measuring timing of CE.

Note 5:  $V_{DD} - 2V$  is the reference level for measuring timing of CE.

Note 6:  $V_{SS}$  + 2.0V is the reference level for measuring timing of  $D_{OUT}$  for a high output.

Note 7:  $V_{SS}$  + 0.8V is the reference level for measuring timing of  $D_{OUT}$  for a low output,

Note 8: For minimum cycle,  $t_M = 0$ , for test purposes  $t_M = 10$  ns.

# MM5270 TRI-SHARE<sup>™</sup> 4096-bit fully decoded dynamic random access read/write memory

#### general description

The MM5270 is a 4096-bit dynamic random access memory with TRI-SHARE. Because of this unique design feature, National is able to package a 4k device in an 18-pin dual-in-line package. The device is manufactured using N-channel silicon gate technology with a single transistor cell which provides higher density on a monolithic chip and thus lower cost.


The TRI-SHARE Port (TSP) is a multifunction input that, along with a common input/output, allows National to manufacture an 18-pin version of a 4k RAM. The functions controlled by the TSP are read/write,  $V_{\rm CC}$ , and logical chip select. In order to understand how the TSP works, consider the timing diagrams. The state of the TSP at the leading edge of the chip enable clock determines whether the device is selected. If it is at a TTL high level, the chip is selected and the device goes into a read mode after chip enable goes high. This high level also performs a  $V_{\rm CC}$  function in that it enables a reference voltage for a TTL high output. The supply for the output buffer is  $V_{\rm DD}$ , not the TRI-SHARE Port; thus, no special driver is required. In order to perform a

write, the TSP must be pulsed low after the minimum hold time and the appropriate data placed on the I/O. When the MM5270 goes into write, the output circuit is disabled. If the TSP is low at the start of the cycle, the memory is not selected but it will be refreshed if the chip enable clock is pulsed.

#### features

- 4096 x 1 bit organization
- Access time 200 ns maximum
- Cycle time 400 ns minimum
- TRI-SHARE port
- High memory density—18-pin package
- TTL compatible inputs (except chip enable)
- TRI-STATE® common input/output
- Registers on chip for addresses and chip select
- Two power supplies, +12V, -5V
- Simple read-modify-write operation

#### block and connection diagrams



Pin Names

18 17 16 15 14 13 12 11 10 1 2 3 4 5 6 7 6 9 V<sub>80</sub> A9 A10 A11 TSP 1//O A0 A1 A2

**Dual-In-Line Package** 

Order Number MM5270D See Package 4

A0-A11	Address Inputs*
CE	Chip Enable
TSP	TRI-SHARE Port
1/0	DIN/DOUT

V<sub>BB</sub> Power (-5V)
V<sub>DD</sub> Power (+12V)
V<sub>SS</sub> Ground

\*Refresh Addess A0-A5

absolute maximum ratings (Note 1)

Operating Temperature Range  $0^{\circ}$ C to  $+70^{\circ}$ C

Storage Temperature -65°C to +150°C
All Input or Output Voltages with Respect -0.3V to +25V

to the Most Negative Supply Voltage,  $V_{BB}$  Supply Voltages  $V_{DD}$  and  $V_{SS}$  with -0.3V to +20V

Supply Voltages  $V_{DD}$  and  $V_{SS}$  with -0.3V to +20. Respect to  $V_{BB}$ 

#### dc electrical characteristics

Power Dissipation

 $T_A = 0^{\circ}C$  to +70°C,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB}$  (Note 2) = -5V ±5%,  $V_{SS} = 0V$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP (3)	MAX	UNITS
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max, (All Inputs Except CE)		0.01	10	μА
I <sub>LC</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IHC</sub> max	ŀ	0.01	10	μΑ
I <sub>LO</sub>	Output Leakage Current Up For High Impedance State	CE = V <sub>ILC</sub> , V <sub>O</sub> = 0V to 5.25V		0.01	10	μА
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE "OFF"	CE = -1V to +0.6V, (Note 4)		- 110		μΑ
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE "ON"	$CE = V_{IHC}$ , $T_A = 25^{\circ}C$	,	20		mA
IDD AV1	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}$ C, Cycle Time = 400 ns, $t_{CE} = 230$ ns	•	35		mA
IDD AV2	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}$ C, Cycle Time = 1000 ns, $t_{CE} = 230$ ns		15		mA
I <sub>BB</sub>	V <sub>BB</sub> Supply Current Average			5	100	μΑ
VIL	Input Low Voltage	$t_T = 20 \text{ ns. } (Figure 4)$	-1.0		0.6	V
V <sub>IH</sub>	Input High Voltage	•	2.4		V <sub>cc</sub> +1	V
VILC	CE Input Low Voltage		-1.0		1.0	V
V <sub>IHC</sub>	CE Input High Voltage		V <sub>DD</sub> -1		V <sub>DD</sub> +1	ν.
$V_{OL}$	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4			٧

1.0W

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub> or V<sub>SS</sub> should never be 0.3V more negative than V<sub>DD</sub>.

Note 3: Typical values are for T<sub>A</sub> = 25°C and nominal power supply voltages.


Note 4: The IDD current is to VSS. The IBB current is the sum of all leakage currents.

#### ac electrical characteristics $T_A = 0^{\circ}C to +70^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ, WRI	TE, READ/MODIFY/WRITE, AND F	REFRESH CYCLE				
t <sub>REF</sub>	Time Between Refresh				2	ms .
tAC	Address to CE Set-Up Time	$t_{AC}$ is MeasuredFrom End of Address Transition	0 .			ns
t <sub>AH</sub>	Address Hold Time		50	l		ns
tcc	CE "OFF" Time		130			ns
t <sub>T</sub>	CE Transition Time		10		40	ns
t <sub>CF</sub>	CE "OFF" to Output High Impedance State		0			ns
t <sub>TC</sub>	TRI-SHARE Port to CE Set-Up Time		0			TIS
t <sub>TH</sub>	TRI-SHARE Port Hold Time		50			ns
READ CYC	LE					
t <sub>CY</sub>	Cycle Time	t <sub>T</sub> = 20 ns	400			ns .
t <sub>CE</sub>	CE "ON" Time	$C_{LOAD} = 50 \text{ pF, Load} = \text{One TTL Gate}$	230	}	3000	ns
tco	CE Output Delay	Ref 1 = 2.0V, Ref 0 = 0.8V			180	ns
t <sub>ACC</sub>	Address to Output Access	·			200	nŝ
tTL	CE to TSP	$t_{ACC} = t_{AC} + t_{CO} + t_{T}$	0			ns

#### switching time waveforms

#### Read Cycle



#### Refresh Cycle ①



Note 1: For Refresh cycle, row and column addresses must be stable before  $t_{AC}$  and remain stable for entire  $t_{AH}$  period.

Note 2:  $V_{IL\ MAX}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$ .

Note 3:  $V_{IH\ MIN}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$ .

Note 4: V<sub>SS</sub> + 2.0V is the reference level for measuring timing of CE.

Note 5: V<sub>DD</sub> – 2V is the reference level for measuring timing of CE.

Note 6:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $D_{OUT}$  for a high output.


Note 7:  $V_{SS}$  + 0.8V is the reference level for measuring timing of  $D_{OUT}$  for a low output.

#### ac electrical characteristics (con't) $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE CYC	LE					
t <sub>CY</sub>	Cycle Time		400			ns
t <sub>CE</sub>	CE "ON" Time		230		3000	ns
t <sub>W1</sub>	TSP to CE "OFF"		150			ns
$t_{CW}$	CE to TSP	t <sub>T</sub> = 20 ns			85	. ns
t <sub>D</sub>	D <sub>IN</sub> to CE "OFF"		150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		0			ns
t <sub>WP</sub>	TSP Pulse Width		50			ns

#### switching time waveforms (con't)

#### Write Cycle



Note 1: For Refresh cycle, row and column addresses must be stable before  $t_{AC}$  and remain stable for entire  $t_{AH}$  period.

Note 2:  $V_{IL\ MAX}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$ .

Note 3:  $V_{IH\ MIN}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$ .

Note 4:  $V_{SS}$  + 2.0V is the reference level for measuring timing of CE.

Note 5:  $\ensuremath{V_{DD}}\xspace - 2\ensuremath{V}\xspace$  is the reference level for measuring timing of CE.

Note 6:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $D_{OUT}$  for a high output.

Note 7:  $V_{SS}$  + 0.8V is the reference level for measuring timing of  $D_{OUT}$  for a low output.


			and the second of the second o		
ac electrical	characteristics	(con't)	$T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_D$	$_{D} = 12V \pm 5\%$	$V_{BB} = -5V \pm 5\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ/MOD	IFY/WRITE CYCLE					
t <sub>RWC</sub>	Read Modify Write (RMW) Cycle Time		580			nş
tcrw	CE Width During RMW		410		3000	ns
twc	TSP to CE "ON"	t <sub>T</sub> = 20 ns	0			ns
tw2	TSP to CE "OFF"	C <sub>LOAD</sub> = 50 pF, Load = One TTL Gate	200			ns
twe ·	TSP Pulse Width	Ref 1 - 2.0V, Ref 0 = 0.8V	50			ns
t <sub>D</sub>	D <sub>IN</sub> to CE "OFF"	tace = tac + tco + tT	150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		0			ns
tco	CE to Output Delay		1		180	ns
tACC	Access Time				200	, ns
t <sub>WD</sub>	TSP to Output High Impedance	all and the second second second second			50	ns
t <sub>M</sub>	Modify Time		0			ns
CAPACITA	NCE (Note 1)					
C <sub>AD</sub>	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2		ρF
C <sub>CE</sub>	CE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		15		pF
C <sub>I/O</sub>	Data I/O Capacitance	V <sub>OUT</sub> = 0V		8		pF
CIN	TSP Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		5		pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation C = I\Delta t/\Delta V with the current equal to a constant 20 mA.

#### switching time waveforms (con't)

#### Read Modify Write Cycle



Note 1: If  $D_{IN}$  is forced prior to  $\overline{D_{OUT}}$  becoming high impedence  $(t_{WD(MAX)})$ , then maximum ambient temperature should be derated by  $T_{OV}/T_{CYCLE}$  (35°C). Where  $T_{OV}$  is time between forcing  $D_{IN}$  and  $\overline{D}_{OUT}$  becoming TRI-STATE.

Note 2:  $V_{IL\ MAX}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$ .

Note 3: VIH MIN is the reference level for measuring timing of the addresses, TSP and DIN.

Note 4:  $V_{SS}$  + 2.0V is the reference level for measuring timing of CE.

Note 5:  $V_{\text{DD}} - 2V$  is the reference level for measuring timing of CE.

Note 6: V<sub>SS</sub> + 2.0V is the reference level for measuring the timing of D<sub>OUT</sub> for a high output.

Note 7:  $V_{SS}$  + 0.8V is the reference level for measuring timing of  $D_{OUT}$  for a low output.

Note 8: For minimum cycle,  $t_{M}$  = 0, for test purposes  $t_{M}$  = 10 ns.



#### MM5270A 4096-Bit Dynamic Random Access Memory

#### **General Description**

The MM5270A is a 4096-bit dynamic random access memory with TRI-SHARE®. Because of this unique design feature, National is able to package a 4k device in an 18-pin dual-in-line package. The device is manufactured using N-channel silicon gate technology with a single transistor cell which provides higher density on a monolithic chip and thus lower cost.

The TRI-SHARE Port (TSP) is a multifunction input that, along with a common input/output, allows National to manufacture an 18-pin version of a 4k RAM. The functions controlled by the TSP are read, write and logical chip select. In order to understand how the TSP works, consider the timing diagrams. The state of the TSP at the leading edge of the chip enable clock determines whether the device is selected. If it is at a TTL high level, the chip is selected and the device goes into a read mode after chip enable goes high. This high level also enables a reference voltage for a TTL high output. The supply for the output buffer is VDD, not the TRI-SHARE Port: thus, no special driver is required. In order to perform a write, the TSP must be pulsed low after the minimum hold time and the appropriate data placed on the I/O. When the MM5270A goes into write, the output circuit is disabled. If the TSP is low at the start of the cycle, the memory is not selected, but it will be refreshed if the chip enable clock is pulsed.

The RAM must be refreshed every 2 ms. This can be accomplished by performing a cycle at each of the 64 row addresses (A0-A5).

Addresses (A6-A11) must have a stable address during the refresh cycle. Any address is satisfactory as long as the address set-up and hold times are met. The chip select input can be either high or low for refresh.

#### **Features**

- Pin compatible with MM5270
- Standard power supplies, 12V, 5V, -5V
- Easy system interface
  One high level input—chip enable
  All other pins TTL compatible
- TRI-STATE® output
- Organized 4096 x 1
- Inputs protected against static charge
- Simple Read-Modify-Write operation
- Address and chip select registers on-chip
- Industry standard 22-pin DIP
- Non-latching D<sub>IN</sub> input simplifies write and RMW timing
- Access time

MM5270A: 150 ns

MM5270A-12: 125 ns

MM5270A-10: 100 ns

Cycle time, Read, Write, Read-While-Write

MM5270A: 280 ns

MM5270A-12: 245 ns

MM5270A-10: 210 ns

Cycle time, Read-Modify-Write

MM5270A: 330 ns

MM5270A-12: 285 ns


MM5270A-10: 240 ns

#### **Connection Diagram**

# Dual-In-Line Package V<sub>BB</sub> 1 A3 2 A10 3 A11 4 TSP 5 1/6 6 A0 7 A1 8 A1 8 A2 9 A3 A1 A1 A4 A2 9

TOP VIEW

#### Logic Symbol



#### Pin Names

*A0-A11	Address Inputs	V <sub>BB</sub>	Power (-5V)
CE	Chip Enable	V <sub>DD</sub>	Power (12V)
TSP	TRI-SHARE Port	VSS	Ground
1/0	DIN/DOUT		

\*Row address A0-A5

#### 1

#### Absolute Maximum Ratings (Note 1)

Operating Temperature Range 0°C to Storage Temperature 65°C to

0°C to +70°C -65°C to +150°C 1.25W

 $(V_{SS} - V_{BB} \ge 4.5V)$ 

Voltage on Any Pin Relative to VRR

-0.3V to +20V

Lead Temperature (Soldering, 10 seconds)

300°C

#### **DC Electrical Characteristics**

Power Dissipation

 $T_A = 0^{\circ}C$  to +70°C,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB}$  (Note 4) = -5V ±5%,  $V_{SS} = 0V$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIO	NS	MIN	TYP(2)	MAX	UNITS
t <sub>Ll</sub>	Input Leakage	V <sub>BB</sub> = -5V, V <sub>IN</sub> = 0V to Pins Not Under Test = 0V			0.01	10	μΑ
tLO	Output Leakage for High Impedance State	CE = V <sub>ILC</sub> , V <sub>OUT</sub> = 0V	to 5.25V		0.01	10	μΑ
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE OFF	CE = -1V to 0.6V		100		μΑ	
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE ON	CE = VIHC			10		mA
		Minimum Cycle Timing,	MM5270A		37	45	
IDDAV1	Average V <sub>DD</sub> Current	(Note 3)		40	50	mA	
		(Note 3)	MM5270A-10		44	56	
IDDAV2	Average VDD Current	TCY = 400 ns, Min tCE a	nd tŢ, (Note 3)		24	32	mA
IDDAV3	Average V <sub>DD</sub> Current	TCY = 1000 ns, Min tCE	and tŢ, (Note 3)		10	13	mA
IBB	Average V <sub>BB</sub> Current				5	100	μΑ
VIL	Input Low Voltage	(Note 4)		-1.0		0.6	V
VIH	Input High Voltage	(Note 4)	50 A M (Mala)	2.4		V <sub>CC</sub> +1	V.
VILC	CE Input Low Voltage	(Note 4)		-1.0		1.0	V
VIHC	CE Input High Voltage	(Note 4)		V <sub>DD</sub> -1		V <sub>DD</sub> +1	٧
VOL	Output Low Voltage	IOL = 2 mA, (Note 4)		0.0		0.45	٧
Voн	Output High Voltage	IOH = -2 mA, (Note 4)	,	2.4		Vcc	V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Typical values are at 25°C, typical power supply voltage.

Note 3: The equation for defining IDD(AVE) is:

(Max) 
$$I_{DD(AVE)} = \left(\frac{t_{CE} + t_{T}}{T_{CY}}\right) 15.0 + \left(\frac{1}{T_{CY}}\right) 10.0 \times 10^{3}$$

where  $t_{CE}$ ,  $t_{T}$  and  $T_{CY}$  are expressed in nanoseconds and the resultant  $I_{DD(AVE)}$  is expressed in milliamps.

Note 4: All voltages referenced to VSS. When applying voltages to the device VDD or VSS should never be 0.3V more negative than VBB.

#### **AC Electrical Characteristics**

 $T_A = 0^{\circ}C$  to +70°C,  $V_{DD}$  = 12 ±5%,  $V_{BB}$  = -5 ±5% (Note 4),  $V_{SS}$  = 0,  $t_T$  = 10 ns

CVMDO	DADAMETER	CONDITIONS	MM52	70A-10	MM52	70A-12	MM5	270A	UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNI 13
COMMON	TO ALL CYCLES								
tREF	Time Between Refresh	(Note 5)		2		2		2	ms
tAC	Address to CE Set-Up Time		0		0		0		ms
tAH	Address Hold Time		40		40		40		ns
TCC	CE OFF Time		80		90		100		ns
ŧŢ	CE Transition Time	(Note 6)	5	40	10	40	10	40	ns
tCF	CE OFF to Open Output		0		0		0		ns
tTC	TSP to CE Set-Up Time		0		0		0		ns
<sup>‡</sup> TH	TSP Hold Time		40		40		40		ns
READ CYC	LE		-			•			
tCY	Cycle Time		210	,	245		280		ns
<sup>t</sup> CE	CE ON Time		110	3000	135	3000	160	3000	ns
tCO	CE to Output Access	(Note 7)		90		115		140	ns
tACC	Address to Output Access	(Notes 7 and 8)		100		125		150	ns
tTL	CE to TSP		0	,	0		0		ns

Note 5: For Refresh Cycle, Row and Column Addresses must be stable before tAC and remain stable for entire tAH period.


Note 6: For test purpose, input levels should swing between 0V and 3V. VIH(MIN) and VIL(MAX) are reference levels for measuring transition times and timing of input signals.

Note 7:  $V_{OH} = V_{SS} + 2.0V$  and  $V_{OL} = V_{SS} + 0.8V$  are the reference levels for measuring timing of  $t_{CO}$  and  $t_{ACC}$ .

Note 8:  $t_{ACC} = t_{C0} \pm t_T + t_{AC}$ . For test purposes  $t_T = 10$  ns.

#### **Switching Time Waveforms**

Read Cycle



#### **AC Electrical Characteristics (Continued)**

 $T_A = 0^{\circ}C$  to +70°C,  $V_{DD} = 12 \pm 5\%$ ,  $V_{BB} = -5 \pm 5\%$ , (Note 4),  $V_{SS} = 0$ ,  $t_T = 10$  ns


074001	DADA4575D	CONDITIONS	MM52	70A-10	MM52	70A-12	MM5	270A	LINUTE
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
WRITE AN	D READ-WHILE-WRITE CYCLE								
tCY	Cycle Time		210		245		280		ns
†CE	CE ON Time		110	3000	135	3000	160	3000	ns
tw	TSP to CE OFF		30		40		50		ns
tWP	TSP Pulse Width	t to the same	30		40		50		ns
tD	DIN to CE OFF Set-Up Time		30		40		50		ns
<sup>t</sup> DH	DIN Hold Time		0	1.1	0		0		ns
READ-MO	DIFY-WRITE CYCLE								
TRWC	Read-Modify-Write Cycle Time	(Note 9)	240		285		330		ns
TCRW	Read-Modify-Write CE ON Time		140	3000	175	3000	210	3000	ns
tWP	TSP Pulse Width		30		40		50		ns
tw	TSP to CE OFF		30		40		50		ns
tD	DIN to CE OFF Set-Up Time		30		40		50		ns
<sup>t</sup> DH	DIN Hold Time		0		0		0		ns
tCO	CE to Output Access	(Note 7)		90		115		140	ns
†ACC	Address to Output Access	(Notes 7 and 8)		100		125		150	ns
tWD	TSP to Open Output		10	30	10	30	10	40	ns
REFRESH	CYCLE						:		
tCY	Cycle Time		210		245		280		ns
tCE	CE ON Time		110	3000	135	3000	160	3000	ns
tCC	CE OFF Time		80		90		100		ns
<sup>t</sup> AC	Address to CE Set-Up Time		0		0		0		ns
tAH	Address Hold Time		40	,	40		40		ns
tT	CE Transition Time	(Note 6)	5	40	10	40	10	40	ns

#### Capacitance (Note 10) TA = 25°C


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C <sub>AD</sub>	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2		ρF
CCE	CE Capacitance	VIN = VSS		15		pF
COUT	Data Output Capacitance	V <sub>OUT</sub> = 0V		5		рF
CIN	DIN and WE Capacitance	VIN = VSS		4		pF

Note 9: For minimum cycle time,  $t_M = 10$  ns.

Note 10: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.



#### Block Diagram





Order Number MM5270D-5 See Package 4

#### MM5270-5 TRI-SHARE™4096-bit random access read/write memory

#### general description

The MM5270-5 is a slower speed version of National's MM5270 dynamic RAM. Please refer to the MM5270 specification for pin configuration, block diagram and switching time waveforms.

#### features

- Access time—270 ns
- Cycle time-470 ns

#### absolute maximum ratings (Note 1)

Operating Temperature Range

 $0^{\circ}$ C to  $+70^{\circ}$ C

-65°C to +150°C

Storage Temperature All Input or Output Voltages with Respect

-0.3V to +25V

to the Most Negative Supply Voltage, VBB

-0.3V to +20V

Supply Voltages V<sub>DD</sub> and V<sub>SS</sub> with

Respect to  $V_{BB}$ Power Dissipation

1.0W

#### dc electrical characteristics

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB}$  (Note 2) =  $-5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP (3)	MAX	UNITS
LI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max, (All Inputs Except CE)		0.01	10	μΔ
I <sub>LC</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IHC</sub> max		0.01	10	μΑ
ILO	Output Leakage Current Up For High Impedance State	$CE = V_{ILC}$ , $V_O = 0V$ to 5.25V		0.01	10	μΑ
1001	V <sub>DD</sub> Supply Current During CE "OFF"	CE = -1V to +0.6V, (Note 4)		110		μ₽
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE "ON"	$CE = V_{IHC}, T_A = 25^{\circ}C$		20		m <i>P</i>
DD AV1	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}$ C, Cycle Time = 470 ns, $t_{CE} = 300$ ns		35		m.A
DD AV2	Average V <sub>DD</sub> Current	T <sub>A</sub> = 25°C, Cycle Time = 1000 ns, t <sub>CE</sub> = 300 ns		15		m.A
ВВ	V <sub>BB</sub> Supply Current Average			5 .	100	μΑ
VIL	Input Low Voltage	t <sub>T</sub> = 20 ns	-1.0		0.6	\
V <sub>IH</sub>	Input High Voltage		2.4	2.5	V <sub>CC</sub> +1	\
V <sub>ILC</sub>	CE Input Low Voltage		-1.0		1.0	\
V <sub>IHC</sub>	CE Input High Voltage		V <sub>DD</sub> -1		V <sub>DD</sub> +1	\
VoL	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0		0.45	,
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -2.0 \text{ mA}$	2.4			

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that VDD or VSS should never be 0.3V more negative than

Note 3: Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

Note 4: The IDD current is to VSS. The IBB current is the sum of all leakage currents.

#### ac electrical characteristics

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C, V_{DD} = 12 V \pm 5\%, V_{BB} = -5 V \pm 5\%$ 

t <sub>REF</sub>	TE, READ/MODIFY/WRITE, AND R	EFRESH CYCLE				
t <sub>AC</sub>	Time Retween Refresh					
	Time Battlagn Harrasin			• 1	2	ms
1	Address to CE Set-Up Time	t <sub>AC</sub> is MeasuredFrom End of Address Transition	0			ns
'AH	Address Hold Time		50			ns
t <sub>CC</sub>	CE "OFF" Time		130			ns
t <sub>T</sub>	CE Transition Time		10		40	ns
t <sub>CF</sub>	CE "OFF" to Output High		0			ns
	Impedance State					
t <sub>TC</sub>	TRI-SHARE Port to CE Set-Up Time		0	· .		⊤ns
•	TRI-SHARE Port Hold Time		80			ns
TTH READ CYCL			L 80	L		113
					- 10 Mg	
tcy	Cycle Time	t <sub>T</sub> = 20 ns	470	]	×	ns
t <sub>CE</sub>	CE "ON" Time	C <sub>LOAD</sub> = 50 pF, Load = One TTL Gate	300		3000	ns
tco	CE Output Delay	Ref 1 = 2.0V, Ref 0 = 0.8V			250	ns
tACC	Address to Output Access	tace = tac +tco +tT			270	ns
t <sub>TL</sub>	CE to TSP		0			ns
WRITE CYC	LE					
t <sub>CY</sub>	Cycle Time		470			ns
t <sub>CE</sub>	CE "ON" Time		300		3000	ns
twi	TSP to CE "OFF"		150			ns
t <sub>cw</sub>	CE to TSP	t <sub>T</sub> = 20 ns			115	ns
t <sub>D</sub>	D <sub>IN</sub> to CE "OFF"		150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		0			ns
t <sub>WP</sub>	TSP Pulse Width		50			ns
READ/MODI	FY/WRITE CYCLE		<b></b>	<u> </u>		
t <sub>RWC</sub>	Read Modify Write (RMW)		650	T	<u> </u>	ns
	Cycle Time					
tcRw	CE Width During RMW		480		3000	ns
twc	TSP to CE "ON"	t <sub>T</sub> = 20 ns	0			ns .
t <sub>W2</sub>	TSP to CE "OFF"	C <sub>LOAD</sub> = 50 pF, Load = One TTL Gate	200	1		ns
t <sub>WP</sub>	TSP Pulse Width	Ref 1 - 2.0V, Ref 0 = 0.8V	50			ns
t <sub>D</sub>	D <sub>IN</sub> to CE "OFF"	$t_{ACC} = t_{AC} + t_{CO} + t_{T}$	150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		0	100		ns
tco	CE to Output Delay				180	ns
t <sub>ACC</sub>	Access Time				270	ns
t <sub>WD</sub>	TSP to Output High Impedance				250	ns
. t <sub>M</sub>	Modify Time		0		-~	ns
CAPACITANO	<u> </u>		L		L	1
<del></del>		IV =V	I	2	Γ	nE
C <sub>AD</sub>	Address Capacitance, CS	$V_{IN} = V_{SS}$		i .		pF 
C <sub>CE</sub>	CE Capacitance	$V_{IN} = V_{SS}$		15		pF 
C <sub>I/O</sub>	Data I/O Capacitance TSP Capacitance	$V_{OUT} = 0V$ $V_{IN} = V_{SS}$		8 5		pF pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation C = I\Delta t/\Delta V with the current equal to a constant 20 mA.



# MM5271 TRI-SHARE<sup>™</sup>4096-bit fully TTL compatible dynamic random access read/write memory

# A STELLING POLICY OF

#### general description

The MM5271 is a fully TTL compatible 4096-bit dynamic random access memory with TRI-SHARE. Because of this unique design feature, National is able to house a 4k device in an 18-pin dual-in-line package. The device is manufactured using N-channel silicon gate technology with a single transistor cell which provides higher density on a monolithic chip and thus lower cost.

The TRI-SHARE Port (TSP) is a multifunction input that, along with a common input/output, allows National to manufacture an 18-pin version of a 4k RAM. The functions controlled by the TSP are read/write,  $V_{CC}$ , and logical chip select. In order to understand how the TSP works, consider the timing diagrams. The state of the TSP at the leading edge of the chip enable clock determines whether the device is selected. If it is at a TTL high level, the chip is selected and the device goes into a read mode after chip enable goes high. This high level also controls the  $V_{CC}$  function in that it enables a reference voltage for a TTL high output. The supply for the output buffer is  $V_{DD}$ , not the TRI-SHARE Port; thus, no special driver is required. In order to perform a

write, the TSP must be pulsed low after the minimum hold time and the appropriate data placed on the I/O. When the MM5271 goes into write, the output circuit is disabled. If the TSP is low at the start of the cycle, the memory is not selected but it will be refreshed when the chip enable clock is pulsed.

#### features

- 4096 x 1 bit organization
- Access time 250 ns maximum
- Cvcle time 400 ns minimum
- TRI-SHARE port
- High memory density—18-pin package
- TTL compatible inputs
- TRI-STATE® common input/output
- Registers on chip for addresses and chip select
- Two power supplies, +12V, -5V
- Simple read-modify-write operation

#### block and connection diagrams Dual-In-Line Package A10 (3) A9 (2) A8 (17) A6 (15) A5 (12) OLUMN DECORER (1:64 A4 (11) A3 (10) A2 (9) SENSE AMPLIFIERS (64) A1 (8) 1/0 A11 TSP TIMING TOP VIEW CE (13) Order Number MM5271D Pin Names A0-A11 Address Inputs\* $V_{\mathsf{BB}}$ Power (-5V) CE Chip Enable Power (+12V) $V_{DD}$ TSP TRI-SHARE Port Ground $V_{SS}$ 1/0 D<sub>IN</sub>/D<sub>OUT</sub> \*Refresh Addess A0-A5

#### absolute maximum ratings (Note 1)

 $\begin{array}{lll} \mbox{Operating Temperature Range} & \mbox{0°C to } + 70^{\circ}\mbox{C} \\ \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } + 150^{\circ}\mbox{C} \\ \mbox{All Input or Output Voltages with Respect} & -0.3\mbox{V to } + 25\mbox{V} \\ \end{array}$ 

to the Most Negative Supply Voltage,  $V_{\mathsf{BB}}$ 

Supply Voltages  $V_{DD}$  and  $V_{SS}$  with -0.3V to +20V

Respect to V<sub>BB</sub> Power Dissipation

1.0W

#### dc electrical characteristics

 $T_A = 0^{\circ}$ C to +70°C,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB}$  (Note 2) = -5V ±5%,  $V_{SS} = 0V$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP (3)	MAX	UNITS
1 <sub>Li</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max		0.01	10	μΑ
	y for a fixed a					
il <sub>LO</sub> I	Output Leakage Current Up	CE = V <sub>IH</sub> , V <sub>O</sub> = 0V to 5.25V		0.01	10	μΑ
	For High Impedance State					
· I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During	CE = V <sub>IH</sub> , (Note 4)		1		mA
	CE "OFF"					100
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During	CE = V <sub>IL</sub> , T <sub>A</sub> = 25°C		20		mA
	CE "ON"					
IDD AV1	Average V <sub>DD</sub> Current	T <sub>A</sub> = 25°C, Cycle Time = 400 ns, t <sub>CE</sub> = 240 ns		35		mA
DD AV2	Average V <sub>DD</sub> Current	T <sub>A</sub> = 25°C, Cycle Time = 1000 ns, t <sub>CE</sub> = 240 ns		15		· mA
I <sub>BB</sub>	V <sub>BB</sub> Supply Current Average			5	100	μΑ
V <sub>IL</sub>	Input Low Voltage	t <sub>T</sub> = 10 ns, ( <i>Figure 4</i> )	-1.0		0.6	V
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>cc</sub> +1	V
VoL	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0		0.45	; V ,
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4			V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub> or V<sub>SS</sub> should never be 0.3V more negative than V<sub>RR</sub>.

Note 3: Typical values are for T<sub>A</sub> = 25°C and nominal power supply voltages.


Note 4. The IDD current is to VSS. The IBB current is the sum of all leakage currents.

#### ac electrical characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
 READ, WRI	TE, READ/MODIFY/WRITE, AND F	EFRESH CYCLE				
 t <sub>REF</sub>	Time Between Refresh				2	ms
t <sub>AC</sub>	Address to CE Set Up Time	$t_{\mbox{\scriptsize AC}}$ is Measured From End of Address Transition	0	1.		ns
tAH	Address Hold Time	Programme to the second	100			ns
tcc	CE "OFF" Time		140			ns
t <sub>T</sub>	CE Transition Time				40	ns
t <sub>CF</sub>	CE "OFF" to Output High		50			ns
	Impedance State		1 -			
t <sub>TC</sub>	TRI-SHARE Port to CE Set-Up		0			Ths
	Time					
t <sub>TH</sub>	TRI-SHARE Port Hold Time		100		1 -	ns
READ CYCL	E					
t <sub>CY</sub>	Cycle Time	t <sub>T</sub> = 10 ns	400			ns
t <sub>CE</sub>	CE "ON" Time	C <sub>LOAD</sub> = 50 pF, Load = One TTL Gate	240		3000	ns
tco	CE Output Delay			100	250	ns
tACC	Address to Output Access	Ref 1 = 2.0V, Ref 0 = 0.8V			250	ns
tTL	CE to TSP	t <sub>ACC</sub> = t <sub>AC</sub> + t <sub>CO</sub>	0			ns

#### switching time waveforms

#### Read Cycle



#### Refresh Cycle (See Note 1)



Note 1: For Refresh cycle, row and column addresses must be stable before  $t_{\text{AC}}$  and remain stable for entire  $t_{\text{AH}}$  period.

Note 2:  $V_{IL\ MAX}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$  and  $\overline{CE}$ .

Note 3:  $V_{IH\ MIN}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $\overline{D}_{IN}$  and  $\overline{CE}$ .

Note 4:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $D_{OUT}$  for a high output.


Note 5: V<sub>SS</sub> + 0.8V is the reference level for measuring timing of D<sub>OUT</sub> for a low output.

#### ac electrical characteristics (con't) $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE CYC	ELE					
tcy	Cycle Time		400			ns
t <sub>CE</sub>	CE "ON" Time		240		3000	ns
t <sub>W1</sub> ·	TSP to CE "OFF"		100			ns
t <sub>CW</sub>	CE to TSP	t <sub>T</sub> = 10 ns, (Note 4)			130	ns
t <sub>D</sub>	D <sub>IN</sub> to CE "OFF"		70		i '	ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		50			ns
t <sub>WP</sub>	TSP Pulse Width	A second	50			ns

#### switching time waveforms (con't)

#### Write Cycle (See Note 4)



Note 1: For Refresh cycle, row and column addresses must be stable before  $t_{AC}$  and remain stable for entire  $t_{AH}$  period.

Note 2: V<sub>IL MAX</sub> is the reference level for measuring timing of the addresses, T<sub>SP</sub> and D<sub>IN</sub> and  $\overline{\text{CE}}$ .

Note 3:  $V_{IH\ MIN}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $\overline{D}_{IN}$  and  $\overline{CE}$ .


Note 4: If t<sub>CW(MAX)</sub> is greater than 130 ns then memory operation is like Read/Modify/Write cycle.

#### ac electrical charac

SYMBOL	PARAN
READ/MODII	Y/WRITE CYCI
t <sub>RWC</sub>	Read Modify V
	Cycle Time
t <sub>CRW</sub>	CE Width Duri
t <sub>W2</sub>	TSP to CE "O
t <sub>WP</sub>	TSP Pulse Wid
t <sub>D</sub>	D <sub>IN</sub> to CE "OI
t <sub>DH</sub>	D <sub>IN</sub> Hold Time
t <sub>CO</sub>	CE to Output I
tACC	Access Time
two	TSP to Output
t <sub>M</sub>	Modify Time
CAPACITANO	E (Note 1)
C <sub>AD</sub>	Address Capac
C <sub>CE</sub>	CE Capacitanc
C <sub>I/O</sub>	Data I/O Capac
C <sub>IN</sub>	TSP Capacitan

Note 1: Capacitance measured w constant 20 mA.

#### switching time wa



#### Absolute Maximum Ratings (Note 1)

Operating Temperature Range Storage Temperature Power Dissipation 0°C to +70°C -65°C to +150°C 1.0W Voltage on A (VSS - VBB Lead Temper

#### **DC Electrical Characteristics** $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 12 \pm 5\%$

SYMBOL	PARAMETER	CONDITIONS		
ILI	Input Leakage	$V_{BB} = -5V$ , $V_{IN} = 0V$ to $V_{IH}$ Max, Pi Not Under Test = $0V$		
<sup>I</sup> LO	Output Leakage for High Impedance State	CE = V <sub>IH</sub> , V <sub>OUT</sub> = 0V to	5.25V	
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE OFF	CE = VIH		
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE ON	CE = VIL		
IDDAV1	Average V <sub>DD</sub> Current	Minimum Cycle Timing, (Note 3)	MM5271A MM5271A-1	
IDDAV2	Average V <sub>DD</sub> Current	TCY = 400 ns, Min tCE a	nd $t_{ au}$ , (Note 3	
IDDAV3	Average VDD Current	TCY = 1000 ns, Min tCE	and $t_{\tau}$ , (Note:	
IBB	Average VBB Current			
VIL	Input Low Voltage	(Note 4)		
VIH	Input High Voltage	(Note 4)		
VOL	Output Low Voltage	IOL = 2 mA, (Note 4)		
Voн	Output High Voltage	IOH = -2  mA, (Note 4)		

#### AC Electrical Characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 12 \pm 5\%$


0)/84001	DADAMETER	CONDITIONS	MM5271		
SYMBOL	PARAMETER	CONDITIONS	MIN		
COMMON	TO ALL CYCLES		-		
tREF	Time Between Refresh	(Note 5)			
tAC	Address to CE Set-Up Time		-15		
<sup>t</sup> AH	Address Hold Time		70	Г	
tCC	CE OFF Time		100		
t <sub>r</sub>	Transition Time	(Note 6)	3		
tCF	CE OFF to Open Output		25		
tТС	TSP to CE Set-Up Time		-15		
tтн	TSP Hold Time		70		
READ CYC	CLE				
TCY	Cycle Time		260		
†CE	CE ON Time		150		
tCO	CE Output Delay	(Note 7)			
†ACC	Address to Output Access	(Notes 7, 8)			
tŢĻ	CE to TSP		0		

#### ac electrical characteristics (con't) $T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE CYC	LE		11			
t <sub>CY.</sub>	Cycle Time		400			ns
t <sub>CE</sub>	CE "ON" Time		240		3000	ns
t <sub>W1</sub>	TSP to CE "OFF"		100			ns
t <sub>cw</sub>	CE to TSP	t <sub>T</sub> = 10 ns, (Note 4)			130	ns
t <sub>D</sub>	D <sub>IN</sub> to CE "OFF"		70			ns .
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		50			ns
t <sub>WP</sub>	TSP Pulse Width		50			- ns

#### switching time waveforms (con't)

#### Write Cycle (See Note 4)



Note 1: For Refresh cycle, row and column addresses must be stable before  $t_{AC}$  and remain stable for entire  $t_{AH}$  period.

Note 2:  $V_{IL\ MAX}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$  and  $\overline{CE}$ . Note 3:  $V_{IH\ MIN}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$  and  $\overline{CE}$ .

Note 4: If t<sub>CW(MAX)</sub> is greater than 130 ns then memory operation is like Read/Modify/Write cycle.


#### ac electrical characteristics (con't) $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 12V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ/MOD	IFY/WRITE CYCLE					
t <sub>RWC</sub>	Read Modify Write (RMW)	·	560			ns
	Cycle Time	·				
tcRW	CE Width During RMW	t <sub>T</sub> = 10 ns	400	ŀ	3000	ns
t <sub>w2</sub>	TSP to CE "OFF"	C <sub>LOAD</sub> = 50 pF, Load = One TTL Gate	150			ns
t <sub>WP</sub>	TSP Pulse Width	Ref 1 - 2.0V , Ref 0 = 0.8V	50			ns
t <sub>D</sub>	D <sub>IN</sub> to CE "OFF"	tACC = tAC + tCO	70			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	,	50	l		ns
tco	CE to Output Delay				250	ns
tACC	Access Time	,			250	ns
t <sub>WD</sub>	TSP to Output High Impedance				50	ns
t <sub>M</sub>	Modify Time		0		٠	ns
CAPACITA	ICE (Note 1)					
C <sub>AD</sub>	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2		pF
$C_{CE}$	CE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		5		ρF .
C <sub>I/O</sub>	Data I/O Capacitance	V <sub>OUT</sub> = 0V		8		pF
CIN	TSP Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		5		pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.

#### switching time waveforms (con't)

#### Read Modify Write Cycle



Note 1: For Refresh cycle, row and column addresses must be stable before  $t_{AC}$  and remain stable for entire  $t_{AH}$  period.

Note 2:  $V_{IL\ MAX}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$  and  $\overline{CE}$ .

Note 3:  $V_{IH\ MIN}$  is the reference level for measuring timing of the addresses,  $T_{SP}$  and  $D_{IN}$  and  $\overline{CE}$ .

Note 4:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $D_{OUT}$  for a high output.

Note 5: V<sub>SS</sub> + 0.8V is the reference level for measuring timing of D<sub>OUT</sub> for a low output.

Note 6: For minimum cycle,  $t_M = 0$ , for test purposes  $t_M = 10$  ns.

Note 7: If  $D_{IM}$  is forced prior to  $\overline{D_{OUT}}$  becoming high impedance ( $t_{WO[MAX]}$ ), then maximum ambient temperature should be derated by  $T_{OV}/T_{CYCLE}$  (35°C). Where  $T_{OV}$  is time between forcing  $D_{IM}$  and  $\overline{D_{OUT}}$  becoming TRI-STATE.

# MM5271A TRI-SHARE<sup>™</sup> 4096-Bit Fully TTL Compatible Dynamic Random Access Read/Write Memory

#### **General Description**

The MM5271A is a 4096-bit dynamic random access memory with TRI-SHARE. Because of this unique design feature, National is able to package a 4k device in an 18-pin dual-in-line package. The device is manufactured using N-channel silicon gate technology with a single transistor cell which provides higher density on a monolithic chip and thus lower cost.

The TRI-SHARE Port (TSP) is a multifunction input that, along with a common input/output, allows National to manufacture an 18-pin version of a 4k RAM. The functions controlled by the TSP are read, write, and logical chip select. In order to understand how the TSP works, consider the timing diagrams. The state of the TSP at the leading edge of the chip enable clock determines whether the device is selected. If it is at a TTL high level, the chip is selected and the device goes into a read mode after chip enable goes high. This high level also enables a reference voltage for a TTL high output. The supply for the output buffer is VDD, not the TRI-SHARE Port; thus, no special driver is required. In order to perform a write, the TSP must be pulsed low after the minimum hold time and the appropriate data placed on the  $1/\overline{O}$ . When the MM5271A goes into write. the output circuit is disabled. If the TSP is low at the

start of the cycle, the memory is not selected, but it will be refreshed if the chip enable clock is pulsed.

The RAM must be refreshed every 2 ms. This can be accomplished by performing a cycle at each of the 64 row addresses (A0-A5).

Addresses (A6-A11) must have a stable address during the refresh cycle. Any address is satisfactory as long as the address set-up and hold times are met. The chip select input can be either high or low for refresh.

#### **Features**

- 4096 x 1 bit organization
- Access time—115 ns max MM5271A-1
   140 ns max MM5271A
- Cycle time—215 ns min MM5271A-1 260 ns min MM5271A
- TRI-SHARE port
- High memory density—18-pin package
- All pins TTL compatible
- TRI-STATE® common input/output
- Registers on chip for addresses and chip select
- Two power supplies, +12V, -5V
- Simple read-modify-write operation

#### **Connection Diagram Block Diagram** MEMORY INVERTS DATA Dual-In-Line Package Order Number MM5271AD See Package 4 Order Number MM5271AJ A10 (3) See Package 10A A9 (2) Order Number MM5271AN A11 A8 (17) See Package 16 A7 (16) A6 (15) 13 CE A5 (12) COLUMN DECODER (1:64 A4 (11) 12 - A5 A3 (10) SENSE AMPLIFIERS ISA A2 (9) A1 (8) TOP VIEW Logic Symbol V<sub>SS</sub> (18) = V<sub>86</sub> (1) -Pin Names ១៖/ក \*A0-A11 Address Inputs Power (-5V) $V_{BB}$ ĈĒ Chio Enable $V_{DD}$ Power (+12V) TSP TRI-SHARE Port Ground 1/0 DIN/DOUT Row address A0-A5

## Absolute Maximum Ratings (Note 1)

Operating Temperature Range

0°C to +70°C

Voltage on Any Pin Relative to  $V_{BB}$  ( $V_{SS} - V_{BB} \ge 4.5V$ )

-0.3V to +20V

Storage Temperature Power Dissipation

-65°C to +150°C 1.0W

Lead Temperature (Soldering, 10 seconds)

300°C

## DC Electrical Characteristics T<sub>A</sub> = 0°C to +70°C, V<sub>DD</sub> = 12 ±5%, V<sub>BB</sub> = -5 ±5% (Note 4), V<sub>SS</sub> = 0

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP(2)	MAX	UNITS
ILI	Input Leakage	V <sub>BB</sub> = -5V, V <sub>IN</sub> = 0V to V <sub>IH</sub> Max, Pins Not Under Test = 0V			0.01	10	μΑ
ILO	Output Leakage for High Impedance State	CE = V <sub>IH</sub> , V <sub>OUT</sub> = 0V to	5.25V		0.01	10	μΑ
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE OFF	CE = VIH			1		mA
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE ON	CE = VIL			10 .		mA
IDDAV1	Average VDD Current	Minimum Cycle Timing,	MM5271A		36	45	mA
DDAVI	g- 1 DD	(Note 3)	MM5271A-1		42	55	mA
IDDAV2	Average VDD Current	TCY = 400 ns, Min tCE a	nd $t_{\tau}$ , (Note 3)		24	32	mA
IDDAV3	Average VDD Current	TCY = 1000 ns, Min tCE	and $t_{\tau}$ , (Note 3)		10	13	mA
IBB	Average VBB Current				5	100	μΑ
VIL	Input Low Voltage	(Note 4)		-1.0		0.6	V
VIH	Input High Voltage	(Note 4)		2.4		V <sub>CC</sub> +1	V
VOL	Output Low Voltage	IOL = 2 mA, (Note 4)		0.0		0.45	V
Voн	Output High Voltage	IOH = -2  mA, (Note 4)		2.4			٧

## AC Electrical Characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{DD} = 12 \pm 5\%$ , $V_{BB} = -5 \pm 5\%$ (Note 4), $V_{SS} = 0$


0.//4001	DADAMETER	CONDITIONS	MMS	271A	MM5	271A-1	LINUTO
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
COMMON	TO ALL CYCLES						
tREF	Time Between Refresh	(Note 5)		2		2	ms
<sup>t</sup> AC	Address to CE Set-Up Time		-15		-15		. ns
tAH	Address Hold Time		70		70		ns
tCC	CE OFF Time	·	100		80		ns
t <sub>r</sub>	Transition Time	(Note 6)	3	50	3	35	ns
tCF	CE OFF to Open Output		25		25		ns
tTC	TSP to CE Set-Up Time		-15		-15		ns
tтн	TSP Hold Time		70		70		ns
READ CYC	CLE						
TCY	Cycle Time		260		215		ns
tCE	CE ON Time		150	3000	125	3000	ns
tCO	CE Output Delay	(Note 7)		150		125	ns
†ACC	Address to Output Access	(Notes 7, 8)	-	140		115	ns
tTL	CE to TSP		0		0		ns

 $T_A = 0^{\circ}C$  to +70°C,  $V_{DD} = 12 \pm 5\%$ ,  $V_{BB} = -5 \pm 5\%$ , (Note 4),  $V_{SS} = 0$ 


SYMBOL	DADAMETED	CONDITIONS	MMS	MM5271A		MM5271A-1		
STIMBUL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNITS	
WRITE CY	CLE			1				
TCY	Cycle Time		260		215		ns	
tCE	CE ON Time		150	3000	125	3000	ns	
tW	TSP to CE OFF		40		30		ns	
tWP	TSP Pulse Width		40		30		ns	
tD	DIN to CE OFF Set-Up Time		0		0		ns	
tDH	DIN Hold Time		40		30	A	ns	
tWD	TSP to Open Output		10	40	10	30	ns	

# **Switching Time Waveforms**

#### Read Cycle



#### Write Cycle




 $T_A$  = 0°C to +70°C,  $V_{DD}$  = 12 ±5%,  $V_{BB}$  = -5 ±5% (Note 4),  $V_{SS}$  = 0

CVMPOL	DADAMETER	CONDITIONS	MM5	271A	MM5	271A-1	UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
READ-MO	DIFY-WRITE CYCLE		,				
TRWC	Read-Modify-Write Cycle Time	(Note 9)	305		250		ns
TCRW	CE ON Time in RMW Cycle		195	3000	160	3000	n
tW	TSP to CE OFF		40		30		n
tWP	TSP Pulse Width	1	40		30		n
tD	DIN to CE OFF Set-Up Time		0		0		n
tDH	D <sub>IN</sub> Hold Time		40		30		n
tWD	TSP to Open Output		10	40	10	30	n
tCO	CE Output Delay	(Note 7)		150		125	n n
tACC	Address to Output Access	(Notes 7, 8)		140		115	n

# Switching Time Waveforms (Continued)

#### Read-Modify-Write Cycle (Note 10)



\*tACC = tC0 + t\_T + tAC

 $T_A = 0^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{DD} = 12 \pm 5\%$ ,  $V_{BB} = -5 \pm 5\%$  (Note 4),  $V_{SS} = 0$ 

0)///		PARAMETER CONDITIONS		271A	MM5271A-1		UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNITS
REFRESH	CYCLE					1. 1. 1.	
TCY	Cycle Time		260		215	100	ns
†CE	CE ON Time		150	3000	125	3000	ns
tCC	CE OFF Time		100		80		ns
tAC	Address to CE Set-Up Time		-15		-15		ns
<sup>t</sup> AH	Address Hold Time		70		70		ns
tTC	TSP to CE Set-Up Time		-15		-15		ns
tтн	TSP Hold Time		70		70		ns

# Capacitance T<sub>A</sub> = 25°C, (Note 11)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C <sub>AD</sub>	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2		pF
CCE	CE Capacitance	VIN = VSS		15		pF
C <sub>I/O</sub>	Data I/O Capacitance	V <sub>OUT</sub> = 0V		8		pF
CIN	TSP Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		5		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Typical values are at 25°C, typical power supply voltage.

Note 3: The equation for defining IDD(AVE) is:

$$I_{DD(AVE)} = \left(\frac{t_{CE} + t_{\tau}}{T_{CY}}\right) = 15.0 + \left(\frac{1}{T_{CY}}\right) = 10.0 \times 10^3$$

where  $t_{CE}$ ,  $t_{\tau}$  and  $T_{CY}$  are expressed in nanoseconds and the resultant  $I_{DD(AVE)}$  is expressed in milliamps.

Note 4: All voltages referenced to  $V_{SS}$ . When applying voltages to the device  $V_{DD}$  or  $V_{SS}$  should never be 0.3V more negative than  $V_{BB}$ .

Note 5: For Refresh Cycle, Row and Column Addresses must be stable before tAC and remain stable for entire tAH period.

Note 6: For test purpose, inputs levels should swing between OV and 3V VIH(MIN) and VIL(MAX) are reference levels for measuring transition times and timing of input signals.

Note 7: VOH = VSS + 2V and VOL = VSS + 0.8V are the reference levels for measuring timing of tCO and tACC.

Note 8:  $t_{ACC} = t_{CO} + t_{\tau} + t_{AC}$ . For test purposes  $t_{\tau} = 5$  ns.


Note 9: For minimum cycle time,  $t_{MOD} \le 35$  ns.

Note 10: If  $D_{IN}$  is forced prior to  $D_{OUT}$  becoming high impedance  $(t_{WD(MAX)})$ , then maximum ambient temperature should be derated by  $(T_{OV}/T_{CYCLE})(35^{\circ}C)$ . Where  $T_{OV}$  is time between forcing  $D_{IN}$  and  $D_{OUT}$  becoming TRI-STATE.

Note 11: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = |\Delta t/\Delta V|$  with the current equal to a constant 20 mA.

#### Switching Time Waveforms (Continued)

#### Refresh Cycle (Note 5)





# **MOS RAMs**

# MM4280 4096-bit dynamic random access read/write memory with extended temperature range

#### general description

National's MM4280 is a 4096 word by 1 bit dynamic RAM. It incorporates the latest memory design features and can be used in a wide variety of applications, from those which require very high speed to ones where low cost and large bit capacity are the prime criteria.

The MM4280 must be refreshed every 1 ms. This can be accomplished by performing a read cycle at each of the 64 row addresses (A0—A5). The chip select input can be either high or low for refresh. Addresses (A6—A11) must have a stable address during the refresh cycle. Any address is satisfactory as long as the address set-up and hold times are met. The chip select input can be either high or low for refresh.


The MM4280 has been designed with minimum production costs as a prime criterion. It is fabricated using N-channel silicon gate MOS technology, which is an ideal choice for high density integrated circuits. The MM4280 uses a single transistor cell to minimize the device area.

The single device cell, along with unique design features in the on-chip peripheral circuits, yields a high performance memory device.

#### features

- Extended temperature range: -55°C to +85°C
- Organization: 4096 x 1
- Access time 270 ns maximum
- Cycle time 470 ns minimum
- Easy system interface
  - One high voltage input—chip enable
  - TTL compatible—all other inputs and outputs
- Address registers on-chip
- TRI-STATE® output
- Simple read-modify-write operation
- Industry standard pin configuration

# block diagram




Memory Inverts From Data In to Data Out

#### Pin Numbers

	A0-A11	Address Inputs *	V <sub>BB</sub>	Power (-5V)	,
	CE	Chip Enable	Vcc	Power (+5V)	
	cs	Chip Select	V <sub>DD</sub>	Power (+12V)	
	DIN	Data Input	VSS	Ground	
	DOUT	Data Output	WE	Write Enable	
٠	NC	Not Connected			


\* Refresh Address A0-A5

#### connection diagram



Order Number MM4280D See Package 5A

#### logic symbol



### absolute maximum ratings (Note 1)

Operating Temperature Range Storage Temperature -55°C to +85°C -65°C to +150°C

Voltage on any Pin Relative to VBB

-0.3V to +20V

 $(V_{SS} - V_{BB} \ge 4.5V)$ Power Dissipation

1.25W

#### dc electrical characteristics

 $T_A = -55^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB}$  (Note 2) =  $-5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
<sup>1</sup> LI	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max, (All Inputs Except CE)		0.01	10	μΑ
ILC	Input Load Current	VIN = 0V to VIHC max		0.01	10	μΑ
litol	Output Leakage Current Up For High Impedance State	CE = V <sub>ILC</sub> or <del>CS</del> = V <sub>IH</sub> , V <sub>O</sub> = 0V to 5.25V		0.01	10	μΑ
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE "OFF"	CE = -1V to 0.6V, (Note 4)		110	200	μΑ
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE "ON"	CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C		20	50	mA
IDDAV1	Average V <sub>DD</sub> Current	Cycle Time = 470 ns, t <sub>CE</sub> = 300 ns		35	70	· mA
ICC1	V <sub>CC</sub> Supply Current During CE "OFF"	CE = V <sub>ILC</sub> or <del>CS</del> = V <sub>IH</sub> (Note 5)		0.01	10	μΑ
IBB	VBB Supply Current Average			5	100	μA
VIL	Input Low Voltage	t <sub>T</sub> = 20 ns	-1.0		0.6	V
VIH	Input High Voltage		2.2		Vcc+1	V
VILC	CE Input Low Voltage		-1.0		1.0	V
VIHC	CE Input High Voltage		V <sub>DD</sub> -1		V <sub>DD</sub> +1	٧
VOL	Output Low Voltage	I <sub>OL</sub> = 2 mA	0		0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2 mA	2.4	1.1	Vcc	V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All voltages referenced to VSS and VBB must be applied before and removed after other supply voltages.

Note 3: Typical values are for TA = 25°C and nominal power supply voltages.

Note 4: The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

Note 5: During CE "ON" VCC supply current is dependent on output loading, VCC is connected to output buffer only.


#### ac electrical characteristics $T_A = -55^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 5\%$ , $V_{BB} = -5V \pm 10\%$

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ,	WRITE, READ/MODIFY/WRIT	E, AND REFRESH CYCLE				:
tREF	Time Between Refresh				1	ms
tAC	Address to CE Set-Up Time	tAC is Measured From End of Address Transition	0			ns
tAH	Address Hold Time		100			ns
tCC	CE "OFF" Time		130			ns
tŢ	CE Transition Time		10		40	ns
tCF	CE "OFF" to Output High Impedance State		0			ns
READ	CYCLE		<u> </u>	4	<u> </u>	
tCY	Cycle Time		470			ns
tCE	CE "ON" Time		300		3000	ns
tco	CE Output Delay	CLOAD = 50 pF, Load = 1 TTL Gate, Ref = 2V,			250	ns
tACC	Address to Output Access	tACC = tAC + tCO + 1 tT	1		270	ns
tWL	CE to WE		0			ns .
twc	WE to CE "ON"		0			ns


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRIT	E CYCLE					
tCY	Cycle Time		470			ns
tCE	CE "ON" Time		300		3000	ns
tw	WE to CE "OFF"		150			· · ns ·
tcW	CE to WE	tŢ = 20 ns	130		ŀ	ns
tD -	DIN to CE Set-Up		150			ns
tDH	DIN Hold Time		0			ns
tWP	WE Pulse Width		50			ns

## switching time waveforms

## Read and Refresh Cycle 1



#### Write Cycle



- Note 1: For refresh cycle, row and column addresses must be stable before tAC and remain stable for entire tAH period.
- Note 2:  $V_{1L}$  max is the reference level for measuring timing of the address,  $\overline{CS}$  and  $D_{1N}$ .
- Note 3: VIH min is the reference level for measuring timing of the addresses,  $\overline{\text{CS}}$  and DIN.
- Note 4:  $V_{SS}$  + 2V is the reference level for measuring timing of CE.
- Note 5:  $V_{DD} 2V$  is the reference level for measuring timing of CE.
- Note 6: VSS + 2V is the reference level for measuring the timing of DOUT for a high output.


## ac electrical characteristics (Continued) TA = -55°C to +85°C, VDD = 12V ±5V ±5%, VBB = -5V ±10%

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ	MODIFY/WRITE CYCLE					
†RWC	Read/Modify/Write (RMW) Cycle Time		590	-		ns
tCRW	CE Width During RMW		420		3000	ns
tWC	WE to CE "ON"		0			ns
tw	WE to CE "OFF"		150			ns
tWP	WE Pulse Width	t <sub>T</sub> = 20 ns, C <sub>LOAD</sub> = 50 pF, Load = 1 TTL Gate,	50			ns
tD	D <sub>IN</sub> to CE Set-Up	Ref = 2V, tACC = tAC + tCO + 1 tT	150			ns
tDH .	DIN Hold Time		0			ns
tCO	CE to Output Delay				250	ns
two	WE to DOUT Invalid	The professional section is a section of the sectio	0			ns
†ACC	Access Time				270	ns
CAPAC	CITANCE (Note 1) TA = 25°C			*		
CAD	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2	6	pF
CCE	CE Capacitance	VIN = VSS		15	25	pF
COUT	Data Output Capacitance	V <sub>OUT</sub> = 0V		5	10	pF
CIN	DIN and WE Capacitance	VIN = VSS		4	6	pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.

#### switching time waveforms (Continued)

#### Read Modify Write Cycle



Note 1: WE must be high until end of tCO.

Note 2: V<sub>IL</sub> max is the reference level for measuring timing of the address, CS, D<sub>IN</sub> and WE.

Note 3:  $V_{IH}$  min is the reference level for measuring timing of the address,  $\overline{CS}$ ,  $D_{IN}$  and  $\overline{WE}$ .

Note 4: V<sub>SS</sub> + 2V is the reference level for measuring timing of CE.

Note 5:  $V_{DD}-2V$  is the reference level for measuring timing of CE.

Note 6:  $V_{SS} + 2V$  is the reference level for measuring the timing of  $\overline{D_{OUT}}$  for a high output.



# **MOS RAMs**

## MM5280 4096-bit dynamic random access memory

## general description

National's MM5280 is a 4096 word by 1 bit dynamic RAM. It incorporates the latest memory design features and can be used in a wide variety of applications, from those which require very high speed to ones where low cost and large bit capacity are the prime criteria.

The MM5280 must be refreshed every 2 ms. This can be accomplished by performing a read cycle at each of the 64 row addresses (A0-A5). The chip select input can be either high or low for refresh.


The MM5280 has been designed with minimum production costs as a prime criterion. It is fabricated using N-channel silicon gate MOS technology, which is an ideal choice for high density integrated circuits. The MM5280 uses a single transistor cell to minimize the device area. The single device cell, along with unique design features

in the on-chip peripheral circuits, yields a high performance memory device.


#### features

- Organization: 4096 x 1
- Access time 200 ns maximum
- Cycle time 400 ns minimum
- Easy system interface
  - One high voltage input—chip enable
  - TTL compatible—all other inputs and output
- Address registers on-chip
- TRI-STATE® output
- Simple read-modify-write operation
- Industry standard pin configuration

## block and connection diagrams



#### Dual-In-Line Package



Order Number MM5280D See Package 5

#### Pin Names

A0-A11	Address Inputs*	V <sub>BB</sub>	Power (-5V)
CE	Chip Enable	V <sub>cc</sub>	Power (+5V)
CS	Chip Select	V <sub>DD</sub>	Power (+12V)
D <sub>IN</sub>	Data Input	V <sub>SS</sub>	Ground
Dout	Data Output	WE	Write Enable
. NC	Not Connected		

<sup>\*</sup>Refresh Address A0--A5

## absolute maximum ratings (Note 1)

Operating Temperature Range Storage Temperature

0° C to +70° C -65° C to +150° C -0.3V to +25V Supply Voltages V<sub>DD</sub>, V<sub>CC</sub> and V<sub>SS</sub> with Respect to V<sub>BB</sub>

Power Dissipation

-0.3V to +20V

1.25W

# to the Most Negative Supply Voltage, V<sub>BB</sub> dc electrical characteristics

All Input or Output Voltages with Respect

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C \text{ V}_{DD} = +12 \text{V} \pm 5\%, \text{ V}_{CC} = +5 \text{V} \pm 5\%, \text{ V}_{BB} \text{ (Note 2)} = -5 \text{V} \pm 5\%, \text{ V}_{SS} = 0 \text{V}, \text{ unless otherwise noted.}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max, (All Inputs		0.01	10	μΑ
		Except CE)				
I <sub>LC</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IHC</sub> max		0.01	10	μΑ
ll <sub>LO</sub> †	Output Leakage Current Up For High Impedance State	CE = $V_{ILC}$ or $\overline{CS} = V_{IH}$ , $V_O = 0V$ to 5.25V		0.01	10	μА
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE "OFF"	CE = −1V to +6V, Note 4		110		μΑ
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE "ON"	$CE = V_{IHC}$ , $T_A = 25^{\circ}C$		20		mA
IDD AV1	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}C$ Cycle Time = 400 ns, $t_{CE} = 230$ ns		35		mA
IDD AV2	Average V <sub>DD</sub> Current	Cycle Time = 1000 ns, t <sub>CE</sub> = 230 ns	late P	15	ŀ	. mA
lccı	V <sub>CC</sub> Supply Current During CE "OFF"	$CE = V_{1LC} \text{ or } \overline{CS} = V_{1H}, (Note 5)$		0.01	10	μΑ
I <sub>BB</sub>	V <sub>BB</sub> Supply Current Average			. 5	100	μΑ
VIL	Input Low Voltage	t <sub>T</sub> = 20 ns ( <i>Figure 4</i> )	-1.0		0.6	V
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>cc</sub> +1	v
V <sub>ILC</sub>	CE Input Low Voltage		-1.0		1.0	v
V <sub>IHC</sub>	CE Input High Voltage		V <sub>DD</sub> -1		V <sub>DD</sub> +1	v
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0	1.7	0.45	v
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4	1	Vcc	v

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that  $V_{DD}$ ,  $V_{CC}$ , and  $V_{SS}$  should never be 0.3V more negative than  $V_{BB}$ .

Note 3: Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

Note 4: The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

Note 5: During CE "ON" VCC supply current is dependent on output loading, VCC is connected to output buffer only.

## ac electrical characteristics $T_A = 0^{\circ}C$ to $+70^{\circ}C$ , $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$

	SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	READ, WRIT	E, READ/MODIFY/WRITE, AND	REFRESH CYCLE				
-	tREF	Time Between Refresh				2	ms
	t <sub>AC</sub>	Address to CE Set-Up Time	t <sub>AC</sub> is Measured From End of Address Transition	0	į.		ns
100	t <sub>AH</sub>	Address Hold Time		50			ns
	tcc	CE "OFF" Time		130			ns
	t <sub>T</sub>	CE Transition Time		10		40	ns
	t <sub>CF</sub>	CE "OFF" to Output High		0	1		ns
		Impedance State					
	READ CYCL	E				The state	-
	tcy	Cycle Time		400			ns
	t <sub>CE</sub>	CE "ON" Time		230		3000	ns
	tco	CE Output Delay	C <sub>LOAD</sub> = 50 pF, Load = 1 TTL Gate, Ref = 2.0V,			180	ns
	tACC	Address to Output Access	$t_{ACC} = t_{AC} + t_{CO} + 1 t_{T}$			200	ns
	twL	CE to WE		0			ns
	twc	WE to CE "ON"		. 0			ns


## ac electrical characteristics (con't)

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5\% \pm 5\%$ 


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE CY	CLE					
tcy	Cycle Time		400			ns
tce	CE "ON" Time		230		3000	ns
t <sub>W</sub>	WE to CE "OFF"		150	·		ns
t <sub>CW</sub>	CE to WE	t <sub>T</sub> = 20 ns	100		1	ns
t <sub>D</sub>	D <sub>IN</sub> to CE Set-Up		150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	1 - 1	0			ns
twe	WE Pulse Width		50			ns

## switching time waveforms

Read and Refresh Cycle







Note 1: For refresh cycle, row and column addresses must be stable before t<sub>AC</sub> and remain stable for entire t<sub>AH</sub> period.

Note 2:  $V_{1L}$  max is the reference level for measuring timing of the address,  $\overline{\text{CS}}$  and  $D_{1N}$ .

Note 3:  $V_{IH}$  min is the reference level for measuring timing of the addresses,  $\overline{CS}$  and  $D_{IN}$ .

Note 4:  $\mbox{V}_{SS}$  + 2.0V is the reference level for measuring timing of CE.

Note 5: V<sub>DD</sub> - 2V is the reference level for measuring timing of CE.

Note 6:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $D_{OUT}$  for a high output.

## ac electrical characteristics (con't)


 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C, V_{DD} = 12 V \pm 5\%, V_{CC} = 5 V \pm 5\%, V_{BB} = -5\% \pm 5\%$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ/MOD	IFY/WRITE CYCLE		-			
<sup>†</sup> RWC	Read Modify Write (RMW) Cycle Time		520			ns
t <sub>CRW</sub>	CE Width During RMW		350		3000	ns
twc	WE to CE "ON"		0			ns
t <sub>w</sub>	WE to CE "OFF"		150		er ege	ns
t <sub>WP</sub>	WE Pulse Width	$t_T = 20 \text{ ns, } C_{LOAD} = 50 \text{ pF, } Load = 1 \text{ TTL Gate,}$ $Ref = 2.0V, t_{ACC} = t_{AC} + t_{CO} + 1 t_{T}$	50		e e	ns
t <sub>D</sub>	D <sub>IN</sub> to CE Set-Up	THE ELECT, TARGE TAG TOO TO	150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		0			ns
tco	CE to Output Delay			1	180	ns
t <sub>WO</sub>	WE to D <sub>OUT</sub> Invalid		0			
tACC	Access Time	takan seri dan seri d			200	ns
CAPACITAI	NCE (Note 1)	$T_A = 25^{\circ}C$				
C <sub>AD</sub>	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2		pF
C <sub>CE</sub>	CE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		15		pF
$C_{OUT}$	Data Output Capacitance	V <sub>OUT</sub> = 0V		5		pF
CIN	D <sub>IN</sub> and WE Capacitance	$V_{IN} = V_{SS}$		4		pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.

## switching time waveforms (con't)

#### Read Modify Write Cycle



Note 1: WE must be high until end of tco.

Note 2:  $V_{1L}$  max is the reference level for measuring timing of the address,  $\overline{CS}$ ,  $D_{1N}$  and  $\overline{WE}$ .

Note 3:  $V_{IH}$  min is the reference level for measuring timing of the address,  $\overline{CS}$ ,  $D_{IN}$  and  $\overline{WE}$ .

Note 4:  $\mbox{V}_{SS}$  + 2.0V is the reference level for measuring timing of CE.

Note 5: V<sub>DD</sub> - 2V is the reference level for measuring timing of CE.

Note 6:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $\overline{D_{OUT}}$  for a high output.



# **MOS RAMs**

# MM5280A 4096-Bit Dynamic Random Access Memory

## **General Description**

National's MM5280A is a 4096 word by 1 bit dynamic RAM. It incorporates the latest memory design features and can be used in a wide variety of applications, from those which require very high speed to ones where low cost and large bit capacity are the prime criteria.

The RAM must be refreshed every 2 ms. This can be accomplished by performing a cycle at each of the 64 row addresses (A0-A5).

Addresses (A6-A11) must have a stable address during the refresh cycle. Any address is satisfactory as long as the address set-up and hold times are met. The chip select input can be either high or low for refresh.

The MM5280A has been designed with minimum production costs as a prime criterion. It is fabricated using N-channel silicon gate MOS technology, which is an ideal choice for high density integrated circuits. The MM5280A uses a single transistor cell to minimize the device area. The single device cell, along with unique design features in the on-chip peripheral circuits, yields a high performance memory device.

In every cycle where Chip Select is active ( $\overline{CS}$  low), regardless of when or if the Write pulse occurs, previous data contained by the addressed cell will appear on  $\overline{DOUT}$  at tACC. This unique feature allows Read-While-Write cycles to be performed using minimum Write cycle timing.

#### **Features**

- Pin compatible with MM5280
- Standard power supplies, 12V, 5V, -5V
- Easy system interface
   One high level input—chip enable
   All other pins TTL compatible
- TRI-STATE® output
- Organized 4096 x 1
- Inputs protected against static charge
- Simple Read-Modify-Write operation
- Read-While-Write capability
- Address and chip select registers on-chip
- Industry standard 22-pin DIP
- Non-latching D<sub>IN</sub> input simplifies write and RMW timing
- Access time


MM5280A: 150 ns MM5280A-2: 125 ns MM5280A-1: 100 ns

Cycle time, Read, Write, Read-While-Write


MM5280A: 280 ns MM5280A-2: 245 ns MM5281A-1: 210 ns Cycle time, Read-Modify-Write

MM5280A: 330 ns MM5280A-2: 285 ns MM5280A-1: 240 ns

## Connection Diagram and Logic Symbol



Order Number MM5280AD See Package 4 Order Number MM5280AN See Package 17 Order Number MM5280AJ See Package 10B



#### Pin Names

*A0-A11	Address Inputs Chip Enable Chip Select	V <sub>BB</sub>	Power (-5V)
CE		V <sub>CC</sub>	Power (5V)
CS		V <sub>DD</sub>	Power (12V)
DOUT	Data Input	V <sub>S</sub> S	Ground
	Data Output	WE	Write Enable
NC	Not Connected	i	

\*Row address A0-A5

# Absolute Maximum Ratings (Note 1)

Operating Temperature Range

0°C to +70°C

Storage Temperature **Power Dissipation** 

-65°C to +150°C 1.25W

-0.3V to +20V

 $(V_{SS} - V_{BB} \ge 4.5V)$ 

Lead Temperature (Soldering, 10 seconds)

Voltage on Any Pin Relative to VRR

300°C

## **DC Electrical Characteristics**

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB}$  (Note 4) =  $-5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIO	NS	MIN	TYP(2)	MAX	UNITS	
ILI -	Input Leakage	$V_{BB} = -5V$ , $V_{IN} = 0V$ t Not Under Test = $0V$		0.01	10	μΑ		
ILO	Output Leakage for High Impedance State	CE = V <sub>ILC</sub> V <sub>OUT</sub> = 0V to 5.25V			0.01	10	μΑ	
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE OFF	CE = -1V to 0.6V			100		μΑ	
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE ON	CE = VIHC			10		mA	
		Minimum Cycle Timing,	MM5280A		37	45		
IDDAV1	Average V <sub>DD</sub> Current	(Note 3)	MM5280A-2		40	50	mA	
		(11010 0)	MM5280A-1		44	-56		
IDDAV2	Average V <sub>DD</sub> Current	TCY = 400 ns, Min tCE a	nd t $_{ au}$ , (Note 3)		24	32	mA	
IDDAV3	Average VDD Current	TCY = 1000 ns, Min tCE	and $t_T$ , (Note 3)		10	13	- mA	
I <sub>BB</sub>	Average VBB Current				5	100	μΑ	
VIL	Input Low Voltage	(Note 4)		-1.0		0.6	V	
VIH	Input High Voltage	(Note 4)	·	2.4		V <sub>CC</sub> +1	V	7.7.1
VILC	CE Input Low Voltage	(Note 4)		-1.0		1.0	٧	-
VIHC	CE Input High Voltage	(Note 4)		V <sub>DD</sub> -1	- "	V <sub>DD</sub> +1	V	
VOL	Output Low Voltage	I <sub>OL</sub> = 2 mA, (Note 4)	0.0		0.45	٧		
Voн	Output High Voltage	$I_{OH} = -2 \text{ mA}$ , (Note 4)		2.4		Vcc	V	


## **AC Electrical Characteristics**

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{DD} = 12 \pm 5\%$ ,  $V_{BB} = -5 \pm 5\%$  (Note 4),  $V_{SS} = 0$ ,  $t_T = 10$  ns

SYMBOL	PARAMETER	CONDITIONS	MM52	80A-1	MM5	280A-2	MM	280	UNITS
STIVIBUL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
COMMON 1	TO ALL CYCLES		1		٠.	N			
tREF	Time Between Refresh	(Note 5)	1	2		2		2	ms
<sup>†</sup> AC	Address and Chip Select to CE Set-Up Time		0		0		0		ns
<sup>†</sup> AH	Address and Chip Select Hold Time		40		40		40		ns
TCC	CE OFF Time		80		90		100		ns
tŢ	CE Transition Time	(Note 6)	5	40	10	40	10	40	ns
tCF	CE OFF to Open Output		0		0		0		ns
READ CYC	LE								
tCY	Cycle Time		210		245		280		ns
<sup>t</sup> CE	CE ON Time	1.	110	3000	135	3000	160	3000	ns
tco	CE to Output Access	(Note 7)		90		115		140	ns
<sup>t</sup> ACC	Address to Output Access	(Notes 7 and 8)		100		125		150	ns
tWL	CE OFF to WE		0		0		0		ns
tWC	WE to CE ON		0		0		0		ns

AC Electrical-Characteristics (Continued)  $T_A = 0^{\circ}C$  to +70°C,  $V_{DD} = 12 \pm 5\%$   $V_{BB} = -5 \pm 5\%$  (Note 4)  $V_{SS} = 0$ ,  $t_T = 10$  ns

01/44001	PARAMETER	CONDITIONS	MM52	280A-1	MM5	280A-2	MM!	5280	UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
WRITE AND	READ-WHILE-WRITE CYCLE								
tCY	Cycle Time		210		245		280		ns
<sup>t</sup> CE	CE ON Time		110	3000	135	3000	160	3000	ns
tCW	CE ON to WE		50		60		70		ns
tw	WE to CE OFF		30		40		50		ns
tWP	WE Pulse Width		30		40		50		ns
tD	DIN to CE OFF Set-Up Time		30		40		50		ns
<sup>†</sup> DH	DIN Hold Time		0		0		0		ns



 $T_A = 0^{\circ}C$  to +70°C,  $V_{DD} = 12 \pm 5\%$ ,  $V_{BB} = -5 \pm 5\%$  (Note 4)  $V_{SS} = 0$ ,  $t_T = 10$  ns


	24244575	001171010	MM5	280A-1	MM5280A-2		MM5280		UNITS
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	OMITS
READ-MOD	DIFY-WRITE CYCLE								
TRWC	Read-Modify-Write Cycle Time	(Note 9)	240		285		330		ns
TCRW	Read-Modify-Write CE ON Time		140	3000	175	3000	210	3000	ns
tCW	CE ON to WE		50		60		70		ns
tWP	WE Pulse Width		30		40		50		ns
tγγ	WE to CE OFF		30		40		50		ns
tD	DIN to CE OFF Set-Up Time		30		40		50		. ns
<sup>t</sup> DH	DIN Hold Time		0	1.00	0		0		ns
<sup>t</sup> CO	CE to Output Access	(Note 7)		90		115		140	ns
tACC	Address to Output Access	(Notes 7 and 8)		100		125		150	ns

# Capacitance (Note 10) TA = 25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C <sub>AD</sub>	Address Capacitance, CS	VIN = VSS		2		pF
CCE	CE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		15		pF
COUT	Data Output Capacitance	VOUT = 0V		5		pF
CIN	DIN and WE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		4		pF

## Switching Time Waveforms (Continued)

## Read-Modity-Write Cycle (Note 9)



 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{DD} = 12 \pm 5\%$ ,  $V_{BB} = -5 \pm 5\%$  (Note 4)  $V_{SS} = 0$ ,  $t_T = 10$  ns

	PARAMETER	CONDITIONS	MM52	80A-1	MM5280A-2		MM	5280	
SYMBOL		CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
REFRESH	CYCLE								
<sup>t</sup> CY	Cycle Time		210		245		280		ns
<sup>†</sup> CE	CE ON Time		110	3000	135	3000	160	3000	ns
tCC	CE OFF Time		80		90		100		ns
<sup>†</sup> AC	Address and Chip Select to CE Set-Up Time		0		0		0		ns
<sup>†</sup> AH	Address and Chip Select Hold Hold Time		40		40		40		ns
tŢ	CE Transition Time	(Note 6)	5	40	10	40	10	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Typical values are at 25°C, typical power supply voltage.

Note 3: The equation for defining IDD (AVE) is:

(Max) 
$$I_{DD(AVE)} = \left(\frac{t_{CE} + t_{\tau}}{T_{CY}}\right) 150 + \left(\frac{1}{T_{CY}}\right) 10.0 \times 10^3$$

where  $t_{CE}$ ,  $t_{\tau}$  and  $T_{CY}$  are expressed in nanoseconds and the resultant  $I_{DD(AVE)}$  is expressed in millamps.

Note 4: All voltages referenced to  $V_{SS}$ . When applying voltages to the device  $V_{DD}$  or  $V_{SS}$  should never be 0.3V more negative than  $V_{BB}$ .

Note 5: For Refresh Cycle, Row and Column Addresses must be stable before tAC and remain stable for entire tAH period.

Note 6: For test purpose, input levels should swing between 0V and 3V.  $V_{IH(MIN)}$  and  $V_{IL(MAX)}$  are reference levels for measuring transition times and timing of input signals.

Note 7:  $V_{OH} = V_{SS} + 2.0V$  and  $V_{OL} = V_{SS} + 0.8V$  are the reference levels for measuring timing of  $t_{CO}$  and  $t_{ACC}$ .


Note 8:  $t_{ACC} = t_{C0} \pm t_{\tau} + t_{AC}$ . For test purposes  $t_{\tau} = 10$  ns.

Note 9: For minimum cycle time,  $t_M = 10 \text{ ns}$ .


Note 10: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.

## Switching Time Waveforms (Continued)

#### Refresh Cycle (Note 5)



# **Block Diagram**



Memory inverts from Data In to Data Out

## V<sub>DD</sub> (18) -

V<sub>SS</sub> (22) -

V<sub>BB</sub> (1) -5V V<sub>CC</sub> (11) +5V

#### Pin Names

- 1		
	*A0-A11	Address Inputs
	CE	Chip Enable
	<b>Շ</b> §	Chip Select
	DIN	Data Input
	DOUT	Data Output
	NC	Not Connected
	V <sub>BB</sub>	Power (-5V)
	Vcc	Power (5V)
	V <sub>DD</sub>	Power (12V)
	VSS	Ground
	WE	Write Enable
- 1		

<sup>\*</sup>Row address A0-A5



# **MOS RAMs**

## MM5280-5 4096-bit dynamic random access read/write memory

#### general description

The MM5280-5 is a slower speed version of National's MM5280. Please refer to the MM5280 specification for pin configuration, block diagram and switching time waveforms.

#### features

- Access time-270 ns
- Cycle time—470 ns

Order Number MM5280D-5

See Package 5

#### absolute maximum ratings (Note 1)

Operating Temperature Range

0°C to +70°C -65°C to +150°C

Storage Temperature
All Input or Output Voltages with Respect

-0.3V to +25V

to the Most Negative Supply Voltage,  $V_{BB}$  Supply Voltages  $V_{DD}$ ,  $V_{CC}$  and  $V_{SS}$  with

-0.3V to +20V

Respect to V<sub>BB</sub>

1.25W

#### dc electrical characteristics

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C \text{ V}_{DD} = +12 \text{V} \pm 5\%, \text{ V}_{CC} = +5 \text{V} \pm 5\%, \text{ V}_{BB} \text{ (Note 2)} = -5 \text{V} \pm 5\%, \text{ V}_{SS} = 0 \text{V}, \text{ unless otherwise noted.}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I <sub>L1</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max, (All Inputs Except CE)		0.01	10	μΑ
ILC	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IHC</sub> max		0.01	10	μΑ
il <sub>LO</sub> i	Output Leakage Current Up For High Impedance State	CE = $V_{ILC}$ or $\overline{CS}$ = $V_{IH}$ , $V_O$ = 0V to 5.25V		0.01	10	μΑ
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE "OFF"	CE = -1V to +6V, Note 4		110		μΑ
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE "ON"	$CE = V_{IHC}$ , $T_A = 25^{\circ}C$		20		mA
IDD AV1	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}C$ Cycle Time = 400 ns, $t_{CE} = 230$ ns		35		mA
IDD AV2	Average V <sub>DD</sub> Current	Cycle Time = 1000 ns, $t_{CE}$ = 230 ns		15		mA
lcc1	V <sub>CC</sub> Supply Current During CE "OFF"	$CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}, (Note 5)$		0.01	10	μΑ
IBB	V <sub>BB</sub> Supply Current Average			5	100	μΑ
VIL	Input Low Voltage	t <sub>T</sub> = 20 ns	-1.0		0.6	٧ ,
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>cc</sub> +1	٧
VILC	CE Input Low Voltage		-1.0		1.0	V
V <sub>IHC</sub>	CE Input High Voltage		V <sub>DD</sub> -1		V <sub>DD</sub> +1	v
VOL	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0		0.45	V
VoH	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		Vcc	. <b>V</b>

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be 0.3V more negative than V<sub>BB</sub>.

Note 3: Typical values are for  $T_A = 25^{\circ} C$  and nominal power supply voltages.

Note 4: The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

 $\textbf{Note 5: During CE "ON" V}_{CC} \text{ supply current is dependent on output loading, V}_{CC} \text{ is connected to output buffer only.}$ 

## ac electrical characteristics

 $T_A$  = 0°C to +70°C,  $V_{DD}$  = 12V ±5%,  $V_{CC}$  = 5V ±5%,  $V_{BB}$  = -5V ±5%

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ, WRIT	TE, READ/MODIFY/WRITE, AND	REFRESH CYCLE	· -			· · · · · · · · · · · · · · · · · · ·
t <sub>REF</sub>	Time Between Refresh				2	ms
t <sub>AC</sub>	Address to CE Set-Up Time	t <sub>AC</sub> is Measured From End of Address Transition	0			ns
t <sub>AH</sub>	Address Hold Time		50			ns
tcc	CE "OFF" Time		130	. 1.		ns
t <sub>T</sub>	CE Transition Time		10		40	ns
t <sub>CF</sub>	CE "OFF" to Output High		0			ns
	Impedance State		<u> </u>			
READ CYCL	E					
tcy	Cycle Time		470			ns
t <sub>CE</sub>	CE "ON" Time		300		3000	ns
tco	CE Output Delay	C <sub>LOAD</sub> = 50 pF, Load = 1 TTL Gate, Ref = 2.0V,			250	ns
tACC	Address to Output Access	$t_{ACC} = t_{AC} + t_{CO} + 1 t_{T}$			270	ns
t <sub>WL</sub>	CE to WE		0			ns
t <sub>wc</sub>	WE to CE "ON"		0		. *	ns
WRITE CYC	LE					•
t <sub>CY</sub>	Cycle Time		470		T	ns
t <sub>CE</sub>	CE "ON" Time		300		3000	ns
	WE to CE "OFF"		150			ns
t <sub>W</sub>	CE to WE	t <sub>T</sub> = 20 ns	130			ns
t <sub>C</sub> W	D <sub>IN</sub> to CE Set-Up		150			ns
t <sub>D</sub>	D <sub>IN</sub> Hold Time		0	100		ns
t <sub>DH</sub>	WE Pulse Width		50			ns ns
t <sub>WP</sub>		1	30		l	ns
READ/MOD	IFY/WRITE CYCLE					
t <sub>RWC</sub>	Read Modify Write (RMW)		590			ns
	Cycle Time					
t <sub>CRW</sub> *	CE Width During RMW		420	11	3000	ns
t <sub>wc</sub>	WE to CE "ON"		0		l -	ns
t <sub>W</sub>	WE to CE "OFF"	$t_T = 20 \text{ ns}, C_{LOAD} = 50 \text{ pF}, Load = 1 TTL Gate}$	150		1	ns
t <sub>WP</sub>	WE Pulse Width	Ref = 2.0V, $t_{ACC} = t_{AC} + t_{CO} + 1 t_{T}$	50			ns
t <sub>D</sub>	D <sub>IN</sub> to CE Set-Up		150			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time		0			ns
tco	CE to Output Delay				250	ns
two	WE to DOUT Invalid		0			
tACC	Access Time			, .	270	ns
CAPACITA	NCE (Note 1)	T <sub>A</sub> = 25°C			•	
C <sub>AD</sub>	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2		pF
C <sub>CE</sub>	CE Capacitance	$V_{IN} = V_{SS}$		15		рF
Cout	Data Output Capacitance	V <sub>QUT</sub> = 0V		5		рF
		1	1		I di	

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.



# MOS RAMs

# PERMINARY MM5281 4096-bit fully TTL compatible dynamic random access memory

#### general description

National's MM5281 is a 4096 word by 1 bit fully TTL compatible dynamic RAM. It incorporates the latest memory design features and can be used in a wide variety of applications, from those which require very high speed to ones where low cost and large bit capacity are the prime criteria.

The MM5281 must be refreshed every 2 ms. This can be accomplished by performing a read cycle at each of the 64 row addresses (A0-A5). The chip select input can be either high or low for refresh.


The MM5281 has been designed with minimum production costs as a prime criterion. It is fabricated using N-channel silicon gate MOS technology, which is an ideal choice for high density integrated circuits. The MM5281 uses a single transistor cell to minimize the device area.

The single device cell, along with unique design features in the on-chip peripheral circuits, yields a high performance memory device.


#### features

- Organization: 4096 x 1
- Access time 250 ns maximum
- Cycle time 400 ns minimum
- TTL compatible
- Address registers on-chip
- TRI-STATE® output
- Simple read-modify-write operation
- Industry standard pin configuration

## block and connection diagrams



V<sub>BB</sub> (1)



#### Pin Names

A0-A11	Address Inputs*	V <sub>BB</sub>	Power (-5V)
CE	Chip Enable	V <sub>cc</sub>	Power (+5V)
CS	Chip Select	$V_{DD}$	Power (+12V)
DiN	Data Input	V <sub>SS</sub>	Ground
Dout	Data Output	WE	Write Enable
NC	Not Connected		

<sup>\*</sup>Refresh Address A0-A5

## absolute maximum ratings (Note 1)

Operating Temperature Range Storage Temperature 0°C to +70°C -65°C to +150°C -0.3V to +25V Supply Voltages  $V_{DD}$ ,  $V_{CC}$  and  $V_{SS}$  with Respect to  $V_{BB}$ 

-0.3V to +20V

All Input or Output Voltages with Respect to the Most Negative Supply Voltage, VBB

Power Dissipation

1.25W

## dc electrical characteristics

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C \text{ V}_{DD} = +12 \text{V} \pm 5\%, \text{ V}_{CC} = +5 \text{V} \pm 5\%, \text{ V}_{BB} \text{ (Note 2)} = -5 \text{V} \pm 5\%, \text{ V}_{SS} = 0 \text{V}, \text{ unless otherwise noted.}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I <sub>Li</sub>	Input Load Current	V <sub>IN</sub> = 0V to V <sub>IH</sub> max		0.01	10	μΑ
li <sub>LO</sub> l	Output Leakage Current Up For High Impedance State	$\overrightarrow{CE} = V_{IH}$ or $\overrightarrow{CS} = V_{IH}$ , $V_O = 0V$ to 5.25V		0.01	10	μΑ
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current During CE "OFF"	CE = V <sub>IH</sub>		1		mA
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current During CE "ON"	$\overline{CE} = V_{1L}, T_A = 25^{\circ}C$		20		mA
I <sub>DD AV1</sub>	Average V <sub>DD</sub> Current	$T_A = 25^{\circ}C$ Cycle Time = 400 ns, $t_{CE} = 240$ ns		35		mA
DD AV2	Average V <sub>DD</sub> Current	Cycle Time = 1000 ns, $t_{CE}$ = 240 ns		15		mA ·
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current During CE "OFF"	$\overline{CE} = V_{IH} \text{ or } \overline{CS} = V_{IH}, \text{ (Note 5)}$		0.01	10	μΑ
I <sub>BB</sub>	V <sub>BB</sub> Supply Current Average			5	100	μA
V <sub>IL</sub>	Input Low Voltage	t <sub>T</sub> = 10 ns <i>(Figure 4)</i>	-1.0		0.6	V
∵ V <sub>IH</sub>	Input High Voltage		2.4		V <sub>cc</sub> +1	v
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.0 mA	0.0		0.45	. V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA	2.4		V <sub>cc</sub>	V

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be 0.3V more negative than V<sub>BB</sub>.

Note 3: Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

Note 4: The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

Note 5: During CE "ON" V<sub>CC</sub> supply current is dependent on output loading, V<sub>CC</sub> is connected to output buffer only.

## ac electrical characteristics $T_A = 0^{\circ}C$ to +70°C, $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ, WRI	TE, READ/MODIFY/WRITE, AND	REFRESH CYCLE				
t <sub>REF</sub>	Time Between Refresh				2	ms
tAC	Address to CE Set-Up Time	t <sub>AC</sub> is Measured From End of Address Transition	0			ns
t <sub>AH</sub>	Address Hold Time		100			ns
t <sub>CC</sub>	CE "OFF" Time		140			ns
t <sub>T</sub>	CE Transition Time				40	ns
t <sub>CF</sub>	CE "OFF" to Output High Impedance State		50			ns
READ CYC	LE					
tcy	Cycle Time		400	1		ns
t <sub>CE</sub>	CE "ON" Time	Commence of the second	240		3000	ns
t <sub>CO</sub> .	CE Output Delay	C <sub>LOAD</sub> = 50 pF, Load = 1 TTL Gate, Ref = 2.0V,			250	ns
tACC	Address to Output Access	tACC = tAC + tCO			250	ns
t <sub>WL</sub>	CE to WE		0			ns
twc	WE to CE "ON"		0			ns


## ac electrical characteristics (con't)

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C, V_{DD} = 12 V \pm 5\%, V_{CC} = 5 V \pm 5\%, V_{BB} = -5\% \pm 5\%$ 


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
WRITE CY	CLE					
tcy	Cycle Time		400			ns
t <sub>CE</sub>	CE "ON" Time		240	İ	3000	ns
t <sub>vv</sub>	WE to CE "OFF"		100			ns
t <sub>CW</sub>	CE to WE	t <sub>T</sub> = 10 ns	150			ns
t <sub>D</sub>	D <sub>IN</sub> to $\overline{\text{CE}}$ Set-Up		100			ns
t <sub>DH</sub> .	D <sub>IN</sub> Hold Time		50		i.	ns
twp	WE Pulse Width		50		1.	ns

## switching time waveforms

Read and Refresh Cycle (See Note 1)







Note 1: For refresh cycle, row and column addresses must be stable before  $t_{AC}$  and remain stable for entire  $t_{AH}$  period.

Note 2:  $V_{1L}$  max is the reference level for measuring timing of the address,  $\overline{CS}$  and  $D_{1N}$ .

Note 3:  $V_{IH}$  min is the reference level for measuring timing of the addresses,  $\overline{CS}$  and  $D_{IN}$ .

Note 4:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $D_{OUT}$  for a high output.

## ac electrical characteristics (con't)


 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C$ ,  $V_{DD} = 12 V \pm 5\%$ ,  $V_{CC} = 5 V \pm 5\%$ ,  $V_{BB} = -5\% \pm 5\%$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
READ/MOD	DIFY/WRITE CYCLE					
<sup>†</sup> RWC	Read Modify Write (RMW) Cycle Time		510			ns
t <sub>CRW</sub>	CE Width During RMW		350		3000	ns
twc	WE to CE "ON"		0			ns
t <sub>w</sub>	WE to CE "OFF"		100			ns
t <sub>WP</sub>	WE Pulse Width	$t_T = 10 \text{ ns, } C_{LOAD} = 50 \text{ pF, Load} = 1 \text{ TTL Gate,}$ $Ref = 2.0V, t_{ACC} = t_{AC} + t_{CO}$	50			ns
t <sub>D</sub>	D <sub>IN</sub> to $\overline{\text{CE}}$ Set-Up	100 2.50 , tacc = tac + tco	100			ns
t <sub>DH</sub>	D <sub>IN</sub> Hold Time	and the second second second second	50			ns
tco	CE to Output Delay				250	ns
two	WE to Dout Invalid		0			
t <sub>ACC</sub>	Access Time				250	- n
CAPACITAN	ICE (Note 1)	T <sub>A</sub> = 25°C			1 1 1 1 1	
C <sub>AD</sub>	Address Capacitance, CS	V <sub>IN</sub> = V <sub>SS</sub>		2		pF
$C_{CE}$	CE Capacitance	$V_{IN} = V_{SS}$		5		pF
Cour	Data Output Capacitance	V <sub>OUT</sub> = 0V	-	5	1	ρF
CIN	D <sub>IN</sub> and WE Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		4		- pF

Note 1: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$  with the current equal to a constant 20 mA.

## switching time waveforms (con't)

#### Read Modify Write Cycle



Note 1:  $\overline{\text{WE}}$  must be high until end of  $t_{\text{CO}}$  .

Note 2:  $V_{IL}$  max is the reference level for measuring timing of the address,  $\overline{CS}$ ,  $D_{IN}$  and  $\overline{WE}$ .

Note 3:  $V_{IH}$  min is the reference level for measuring timing of the address,  $\overline{CS}$ ,  $D_{IN}$  and  $\overline{WE}$ .

Note 4:  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $D_{OUT}$  for a high output.



# **MOS RAMs**

ARELIANIA ARY

# MM5290 16,384 × 1 Bit Dynamic RAM

## **General Description**

The MM5290 is a 16,384 x 1 bit dynamic RAM. It features a multiplexed address input with separate row and column strobes. This added flexibility allows the MM5290 to be used in page mode operation.


The MM5290 must be refreshed every 2 ms. This can be accomplished by performing any cycle which brings the Row Address Strobe active including an RAS-only cycle at each of the 128 row addresses.

N-channel double-poly silicon gate technology, developed by National, is used in the manufacture of the MM5290. This process combines high density and performance with reliability. Greater system densities are achievable by the use of a 16-pin dual-in-line package for the MM5290.

#### **Features**

- Access times: 150 ns, 200 ns, 300 ns
- Low power:462 mW max
- TTL compatible: all inputs and output
- Gated CAS—noncritical timing
- Read, Write, Read-Modify-Write and RAS-only Refresh cycles
- Page mode operation
- Industry standard 16-pin configuration

## **Block and Connection Diagrams**



## Absolute Maximum Ratings (Note 1)

Operating Temperature Range Storage Temperature

Power Dissipation

0°C to +70°C -65°C to +150°C Voltage on Any Pin Relative to  $V_{\mbox{\footnotesize{BB}}}$ 

-0.3V to +20V

 $(V_{SS} - V_{BB} \ge 4.5V)$ 

Lead Temperature (Soldering, 10 seconds)

300°C

## **Recommended DC Operating Conditions**

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
TA	Ambient Temperature	0	70	°C	
V <sub>DD</sub>	Supply Voltages	10.8	13.2	V	2, 3
V <sub>CC</sub>		4.5	5.5	V	2, 3
V <sub>SS</sub>		0	0	V	2, 3
V <sub>BB</sub>		-4.5	-5.5	<b>V</b> 1, 1, 1	2, 3
VIHC	Input High Voltage, RAS, CAS, WE	2.7	7.0	V	2
VIH	Input High Voltage, A0-A6, DI	2.4	7.0	V	2
VIL	Input Low Voltage, All Inputs	-1.0	0.8	V	2

#### **DC Electrical Characteristics**

 $T_A = 0^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{DD} = 12 V \pm 10\%$ ,  $V_{CC} = 5 V \pm 10\%$ ,  $V_{BB} = -5 V \pm 10\%$ ,  $V_{SS} = 0 V$ , (Notes 2 and 3)

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>DD1</sub>	Operating Current		35	mA	4
ICC1 IBB1	Average Power Supply Operating Current (RAS, CAS Cycling; t <sub>RC</sub> = 375 ns)		200	μΑ	5
IDD2	Standby Current		1.5	mA	
ICC2	Power Supply Standby Current (RAS = VIHC,	-10	10	μΑ	2.5
I <sub>BB2</sub>	DO= High Impedance)		100	μΑ	
I <sub>DD3</sub>	Refresh Current		25	mA	4
ICC3	Average Power Supply Current, Refresh Mode	-10	10	μΑ	
IBB3	(RAS Cycling, CAS = V <sub>IHC</sub> ; t <sub>RC</sub> = 375 ns)	(	200	μΑ	
I <sub>DD4</sub>	Page Mode Current		27	mA	4
ICC4	Average Power Supply Current, Page Mode				5
IBB4	(RAS = V <sub>IL</sub> , CAS Cycling; t <sub>PC</sub> = 225 ns)		200	μΑ	
li(L)	Input Leakage	-10	10	μΑ	
	Input Leakage Current, Any Input				
	$(V_{BB} = -5V, 0V \le V_{IN} \le 7V, All Other$				
	Pins not Under Test = 0V)				
<sup>1</sup> O(L)	Output Leakage	-10	10	μΑ	
	Output Leakage Current (DO is Disabled,				
	0V ≤ V <sub>OUT</sub> ≤ 5.5V)			1.	
	Output Levels				
Voн	Output High Voltage (IOUT = -5 mA)	2.4		V	
VOL	Output Low Voltage (IOUT = 4.2 mA)		0.4	V	
CAPACITANO	DE 1.3 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 - 1.4 -				
Cl	Input Capacitance A0—A6, DI		5	pF	6
C <sub>C</sub>	Input Capacitance RAS, CAS, WE		10	pF	6
CO	Output Capacitance, DO		7	pF	6

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Recommended DC Operating Conditions" provides conditions for actual device operation.

Note 2: All voltages referenced to V<sub>SS</sub>. When applying voltages to the device, V<sub>DD</sub>, V<sub>CC</sub> or V<sub>SS</sub> should never be 0.3V more negative than V<sub>BB</sub>. Note 3: Several cycles are required after power-up before proper device operation is achieved. Any 8 RAS cycles are adequate for this purpose.

Note 4: IDD1, IDD3, and IDD4 depend on cycle rate.

Note 5: I<sub>CC</sub> depends on output load.

Note 6: Capacitance measured with Boonton Meter or effective capacitance calculated from the equation  $C = I\Delta t/\Delta V$ . Capacitance is guaranteed by periodic testing.

#### **AC Electrical Characteristics**

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{DD} = 12V \pm 10\%$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{BB} = -5V \pm 10\%$ ,  $V_{SS} = 0$ , (Notes 2 and 3)

		MM5	290-2	MM5	290-3	MM5	290-4	UNITS	NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
tRC	Random Read or Write Cycle Time	375		375		475		ns	7
<sup>t</sup> RWC	Read-Write Cycle Time	375		375		550		ns	7
tPC	Page Mode Cycle Time	170		225	]	330		ns	
†RAC	Access Time from RAS		150		200		300	ns	8, 10
†CAC	Access Time from CAS		100		135		200	ns	9,10
tOFF	Output Buffer Turn-Off Delay	0	40	0	50	0	70	ns	11
tŢ	Transition Time (Rise and Fall)	3	35	3	50	3	50	ns	
<sup>t</sup> RP	RAS Precharge Time	100		120		165		ns	
†RAS	RAS Pulse Width	150	32,000	200	32,000	300	32,000	ns	
<sup>t</sup> RSH	RAS Hold Time	100		135		200	•	ns	
†CAS	CAS Pulse Width	100	10,000	135	10,000	200	10,000	ns	
†RCD	RAS to CAS Delay Time	20	50	25	65	35	100	ns	
tCRP	CAS to RAS Precharge Time	-20	1	-20		-20		ns	
<sup>t</sup> ASR	Row Address Set-Up Time	0		0	1	0		ns	
<sup>t</sup> RAH	Row Address Hold Time	20		25		35		ns	
<sup>†</sup> ASC	Column Address Set-Up Time	-10		-10		.−10		ns	-
<sup>†</sup> CAH	Column Address Hold Time	45		55		75		ns	
<sup>t</sup> AR	Column Address Hold Time Referenced to RAS	95		120		175		ns	
tRCS.	Read Command Set-Up Time	0		0		0		ns	
<sup>t</sup> RCH	Read Command Hold Time	0		0		0	- "	ns	
tWCH	Write Command Hold Time	45		55		75		ns	
tWCR	Write Command Hold Time Referenced to RAS	95		120		175	1	ns	
tWP	Write Command Pulse Width	45		55		75	ļ	ns	
<sup>t</sup> RWL	Write Command to RAS Lead Time	60		80		120		ns	
tCWL	Write Command to CAS Lead Time	60	1	80		120		ns	
tDS	Data-In Set-Up Time	0		0	1	0	]	ns	12, 13
tDH	Data-In Hold Time	45		55		75	ľ	ns	12, 13
<sup>†</sup> DHR	Data In Hold Time Referenced to RAS	95		120		175		ns	
tCb	CAS Precharge Time (for Page Mode Cycle Only)	60		80		120		. ns	i : :
tREF	Refresh Period		2		2		2	ms	
twcs	WE to CAS Set-Up Time	-40		-40		-40	1	ns	13
tCWD	CAS to WE Delay	70		95		150		ns	14
tRWD	RAS to WE Delay	120		160	1	250	ł	ns	14

Note 7: The specifications for t<sub>RC(MIN)</sub> and t<sub>RWC(MIN)</sub> are used only to indicate cycle time at which proper operation over the full temperature range is guaranteed.

Note 8: Assumes row-limited access, i.e.,  $t_{RCD} \le t_{RCD(MAX)}$ .

Note 9: Assumes column-limited access, i.e.,  $t_{RCD} > t_{RCD}(MAX)$ .

Note 10: Equivalent load is 2 standard TTL inputs plus 100 pF.

Note 11: CAS going high disables the Data Output. tOFF is the delay to the high impedance state.


Note 12: These parameters are referenced to the negative edge of CAS in an early-write cycle and to the negative edge of WE in a Read-Modify-Write cycle. (See Note 12, below).

Note 13: If twcs  $\geq$  twcs(MIN), the Data Output is guaranteed to remain in the high impedance state for the duration of the cycle. This is the "early-write" cycle.


Note 14: If  $t_{CWD} \ge t_{CWD(MIN)}$  and  $t_{RWD} \ge t_{RWD(MIN)}$ , the Data Output will contain the original data in the selected cell. This is the Read-Modify-Write cycle. If either of these conditions is not satisfied, the output will be indeterminate unless the early-write condition of Note 12 is met.

## **Switching Time Waveforms**






#### Write Cycle (Early Write)




# Switching Time Waveforms (Continued)

#### Read-Write Cycle, Read-Modify-Write Cycle




#### RAS-Only Refresh Cycle






Note.  $\overline{CAS} = V_{IHC}$ ,  $\overline{WE} = don't care$ 

# Switching Time Waveforms (Continued) Page Mode Read Cycle RAS VIHC -VIL-CAS VIHC -VIL ---tCAH - tCAH -tCAHtASC-TASC - tasc COL tCAC - toff 1RAC - toff + tRCS + tacs tRCH -Page Mode Write Cycle RAS VIHC-




## **Timing Flow Chart**

#### **ACTIVE**



#### **PRECHARGE**





# **Bipolar RAMs**

## DM5489/DM7489 (SN5489/SN7489) 64-bit random access read/write memory

## general description


The DM5489/DM7489 is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four Address inputs. After addressing, information may be either written into or read from the memory. To write, both the Memory Enable and the Write Enable inputs must be in the logical "0" state. Information applied to the four Write inputs will then be written into the addressed location. To read information from the memory the Memory Enable input must be in the logical "0" state and the Write Enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the

Memory Enable input is in the logical "1" state, the outputs will go to the logical "1" state.

#### features


- Series 54/74 compatible
- Organized as 16 4-bit words
- Typical access from chip enable 23 ns
- Typical access 35 ns
- Typical power dissipation 400 mW
- Open collector outputs to permit "wire OR" capability

## block diagram



## connection diagram

## truth table



Order Number DM5489J or DM7489J See Package 10 Order Number DM7489N See Package 15

MEMORY ENABLE	WRITE ENABLE	OPERATION	OUTPUTS
0	0 1	Write Read	Logical "1" State Complement of Data Stored in Memory
1	Х	Hold	Logical "1" State

## absolute maximum ratings (Note 1)

Supply Voltage 7V
Input Voltage 5.5V
Output Voltage 5.5V

**Operating Temperature Range** 

DM5489
DM7489
Storage Temperature Range

-55°C to +125°C 0°C to +70°C -65°C to +150°C 300°C

#### electrical characteristics (Note 2)

Lead Temperature (Soldering, 10 sec)

PARAMETER		CON	IDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM5489 DM7489	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	,	2.0			V
Logical "0" Input Voltage	DM5489 DM7489	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V				0.8	, <b>v</b>
Logical "1" Output Current	DM5489 DM7489	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>O</sub> = 5.25V			. 100 20	μA μA
Logical "0" Output Voltage	DM5489 DM7489	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	I <sub>O</sub> = 12 mA			0.4	٧
Logical "1" Input Current	DM5489 DM7489	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>IN</sub> = 2.4V			40	μΑ
	DM5489 DM7489	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>IN</sub> = 5.5V			1	mA
Logical "0" Input Current	DM5489 DM7489	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V			4	-1.6	mA
Supply Current	DM5489 DM7489	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	All Inputs at GND		80	120	mA
Input Clamp Voltage	DM5489 DM7489	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	I <sub>IN</sub> = -12 mA			V <sub>cc</sub> −1.5	V


## switching characteristics (Over recommended operating ranges of $V_{CC}$ and $T_A$ )


PARAMETER		CONDITIONS	DM5489		DM7489			UNITS		
		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
tрLН	Access Time From Address  Disable Time From Memory Enable  Enable Time From Memory Enable				34	80		34	60	ns
t <sub>PHL</sub>					35	80		35	60	ns
t <sub>PLH</sub>					23	55		23	40	ns
t <sub>PHL</sub>					23	55		23	40	ns
†SETUP	Setup Time	Address to Write Enable		0	-14		0	-14		ns
		Data to Write Enable	$R_{1.1} = 300\Omega$	0	-15		0	-15		ns
		Memory Enable To Write Enable	$R_{L1} = 30052$ $R_{L2} = 600\Omega$ $C_{L} = 30 \text{ pF}$	0	-10		0	-10		ns
<sup>t</sup> HOLD	Hold Time	Address From Write Enable	CL - SUPP	5	7		5	7		ns
		Data From Write Enable		0 0	-14		0	-14		ns
÷		Memory Enable From Write Enable		0	-10		0	-10		ns
twp	Write Pulse Width		]	50	20		40	`20		ns
tSR	Sense Recovery Time			-	31	65		31	55	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}C$  to  $+125^{\circ}C$  temperature range for the DM5489 and across the  $0^{\circ}C$  to  $70^{\circ}C$  range for the DM7489. All typicals are given for  $V_{CC} = 5.0V$  and  $T_{A} = 25^{\circ}C$ .

## typical performance characteristics












## ac test circuit and switching time waveforms









# **Bipolar RAMs**

DM54LS189/DM74LS189 low power 64-bit random access memories with TRI-STATE® outputs

#### general description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip enable input to simplify decoding required to achieve the desired system organization. This device is implemented with low power Schottky technology resulting in one-fifth power while retaining the speed of standard TTL.

The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs, yet it retains the fast rise time characteristics of the TTL totem-pole output. Systems utilizing data bus lines with a defined pull-up impedance can employ the open-collector DM54LS289.

Write Cycle: The complement of the information at the data input is written into the selected location when both the chip enable input and the read/write input are low. While the read/write input is low, the outputs are in the high impedance state. When a number of the DM54LS189 outputs are bus-connected, this high impedance state will neither load nor drive the bus line.

but it will allow the bus line to be driven by another active output or a passive pull-up if desired.


Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is available at the outputs when the read/write input is high and the chip enable is low. When the chip enable input is high, the outputs will be in the high impedance state.

#### features

- Schottky-clamped for high speed applications
   Access from chip enable input—40 ns typ
   Access from address inputs—60 ns typ
- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads
- Low power-75 mW typ
- DM54LS189 is guaranteed for operation over the full military temperature range of −55°C to +125°C
- Compatible with most TTL and DTL logic circuits
- Chip enable input simplifies system decoding

#### connection diagram

#### Dual-In-Line and Flat Package



#### truth table

	INPL				
FUNCTION	CHIP ENABLE	READ/ WRITE	OUTPUT		
Write	L	L	Hz		
(Store Complement of Data)					
Read	L	Н	Stored Data		
Inhibit	Н	×	Hz		

H = high level

L = low level

X = don't care

Order Number DM54LS189J or DM74LS189J See Package 10 Order Number DM74LS189N See Package 15 Order Number DM54LS189W See Package 28


absolute maximum rating	operating conditi	operating conditions						
			MIN	MAX	UNITS			
Supply Voltage, V <sub>CC</sub>	7V	Supply Voltage (VCC)						
Input Voltage	5.5V	DM54LS189	4.5	5.5	V			
Output Voltage	5.5V	DM74LS189	4.75	5.25	· V			
Storage Temperature Range	-65°C to +150°C	Temperature (T <sub>A</sub> )						
Lead Temperature (Soldering, 10 seconds)	300°C	DM54LS189	55	+125	°C			
		DM74LS189	0	+70	°c			

#### electrical characteristics

Over recommended operating free-air temperature range (unless otherwise noted) (Notes 2 and 3)

	PARAMETER		CONDITIONS			MAX	UNITS
VIH	H High Level Input Voltage						V
VIL	Low Level Input Voltage					0.8	V
Vон	High Level Output Voltage	V <sub>CC</sub> = Min	I <sub>OH</sub> = -2 mA	2.4	2.4 3.4		V
			The second second	2.4	3.2		
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min	IOL = 4 mA DM54LS189			0.45	v
			IOL = 8 mA DM74LS189	V P		0.5	
Чн	High Level Input Current	V <sub>CC</sub> = Max,		1 7 7 8	10	μΑ	
lį	High Level Input Current at Maximum Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V				1.0	mA
ŊĹ	Low Level Input Current	V <sub>CC</sub> = Max,			-100	μΑ	
los	Short-Circuit Output Current (Note 4)	V <sub>CC</sub> = Max, V <sub>O</sub> = 0V		-30		-100	mA
Icc	Supply Current (Note 5)	V <sub>CC</sub> = Max			15	29	mA
VIC	Input Clamp Voltage	VCC = Min, I   = -18 mA				-1.2	V
lozh	TRI-STATE Output Current, High Level	V <sub>CC</sub> = Max, V <sub>O</sub> = 2.4V				40	μΑ
	Voltage Applied						
lozL	TRI-STATE Output Current, Low Level	VCC = Max,	V <sub>O</sub> = 0.45V			40	μΑ
	Voltage Applied			1.5	<u> </u>	,	

## switching time waveforms



Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.

Note 2. When measuring delay times from address inputs, the chip enable input is low and the read/write input is high.

Note 3: When measuring delay times from chip enable input, the address inputs are steady-state and the read/write input is high.

Note 4: Input waveforms are supplied by pulse generators having the following characteristics:  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns, PRR  $\leq$  1 MHz, and  $z_{OUT} \approx 50\Omega$ .

### switching characteristics

Over recommended operating ranges of TA and VCC (unless otherwise noted)

	PARAMET	ED.	CONDITIONS	0	M54LS18	39		M74LS18	9	UNITS
	PARAMET		CONDITIONS	MIN	TYP(1)	MAX	MIN	TYP(1)	MAX	ONIIS
tAA	Access Times From Address				60	100		60	80	ns
tCZH	Output Enable Time to High Level	Access Times From			40	80		40	60	ns
*CZL	Output Enable Time to Low Level	Chip Enable	$C_L = 30 \text{ pF}, R_L = 1 \text{ k}\Omega,$		40	80		40	60	ns
twzH	Output Enable Time to High Level	Sense Recovery Times			60	100		60	80	ns
tWZL	Output Enable Time to Low Level	From Read/Write			60	100		60	80	ns
tchz	Output Disable Time From High Level	Disable Times From			40	80		40	60	ns
tCLZ	Output Disable Time From Low Level	Chip Enable	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 1 kΩ,		40	80		40	60	ns
twnz	Output Disable Time From High Level	Disable Times From			40			40		ns
tWLZ	Output Disable Time From Low Level	Read/Write			40			40		
twp	Width of Write Enable Pulse	(Read/Write Low)		80			60			ns
tASW	Set-Up Time	Address to Read/Write		0		1 11	0			
tDSW		Data to Read/Write		100			80			
tcsw		Chip Enable to Read/Write		0			0			ns
tAHW	Hold Time	Address From Read/Write		10			5			
tDHW		Data From Read/Write		0			0			
tCHW		Chip Enable From Read/Write		0			0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DM54LS189 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM74LS189. All typicals are given for  $V_{CC} = 5V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: ICC is measured with all inputs grounded, and the outputs open.



### **Bipolar RAMs**

### DM54S189/DM74S189 64-bit random access memories with TRI-STATE® outputs

### general description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of four-bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -0.25 mA, only one-eighth that of a DM54S/DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.

The TRI-STATE output combines the convenience of an open-collector with the speed of a totem-pole output; it can be bus-connected to other similar outputs, yet it retains the fast-rise-time characteristics of the TTL totem-pole output. Systems utilizing data-bus lines with a defined pull-up impedance can employ the open-collector DM54S289.

Write Cycle: The complement of the information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-impedance state. When a number of the DM54S189 outputs are bus-connected, this high-impedance state will neither load nor drive the bus line, but it will allow the bus line to be driven by another active output or a passive pull-up if desired.

Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is available at the outputs when the read/write

input is high and the chip-enable is low. When the chipenable input is high, the outputs will be in the highimpedance state.

The fast access time of the DM54S189 makes it particularly attractive for implementing high-performance memory functions requiring access times on the order of 25 ns. The high capacitive-drive capability of the outputs permits expansion without additional output buffering. The unique functional capability of the DM54S189 outputs being at a high impedance during writing combined with the data inputs being inhibited during reading means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

### features


Schottky-clamped for high-speed applications:
 access from chip-enable input
 12 ns

access from address inputs

12 ns typ 25 ns typ

- TRI-STATE outputs drive bus-organized systems and/or high capacitive loads
- DM54S289, DM74S289 are functionally equilvalent, have open-collector outputs, and are compatible with Intel 3101A in most applications
- DM54S189 is guaranteed for operation over the full military temperature range of -55°C to +125°C
- Compatible with most TTL and DTL logic circuits
- Chip-enable input simplifies system decoding

### connection diagram



### truth table

	INPL	JTS .	
FUNCTION	CHIP ENABLE	READ/ WRITE	OUTPUT
Write	L	L	High Impedance
(Store Complement of Data)			
Read	L	Н	Stored Data
Inhibit	Н	×	High Impedance

- H High Level
- L = Low Level
- X Don't Car

Order Number DM54S189J or DM74S189J See Package 10 Order Number DM74S189N See Package 15

absolute maximum rating	S (Note 1)	operating condition	ons		
			MIN	MAX	UNITS
Supply Voltage, VCC	7.0V	Supply Voltage (VCC)			
Input Voltage	5.5V	DM54S189	4.5	5.5	V
Output Voltage	5.5V	DM74S189	4.75	5.25	V
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	-65°C to +150°C 300°C	Temperature (T <sub>A</sub> ) DM54S189	-55	+125	°c
	*	DM74S189	0	+70	°C

### electrical characteristics

over recommended operating free-air temperature range (unless otherwise noted) (Notes 2 and 3)

	DADAMETED		CONDITION			LIMITS		UNITS
	PARAMETER		CONDITION	<b>.</b>	MIN	TYP	MAX	ONITS
VIH	High Level Input Voltage				2			٧
VIL	Low-Level Input Voltage						0.8	V
VoH	High Level Output Voltage	V <sub>CC</sub> = Min	I <sub>OH</sub> = -2.0	nA, DM54S189	2.4	3.4		V
	: ' .	V CC - WIII	I <sub>OH</sub> = -6.5 mA, DM74S189		2.4	3.2		· ·
Vol	Low Level Output Voltage	V - M:- I	- 1C A	DM54S189			0.5	. V
		V <sub>CC</sub> = Min, I	OL - 10 mA	DM74S189			0.45	V
Iн	High Level Input Current	V <sub>CC</sub> = Max,	V <sub>1</sub> = 2.7				25	μΑ
l <sub>1</sub>	High Level Input Current at Maximum Voltage	V <sub>CC</sub> = Max,	V <sub>1</sub> = 5.5V				1.0	mA
IIL	Low Level Input Current	V <sub>CC</sub> = Max.	V <sub>1</sub> = 0.45V				-250	μΑ
los	Short Circuit Output Current (Note 4)	V <sub>CC</sub> = Max,	V <sub>0</sub> = 0V		-30		-100	mA
Icc	Supply Current (Note 5)	V <sub>CC</sub> = Max				75	110	mA
V <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I	<sub>1</sub> = -18 mA				-1.2	V
lozh	TRI-STATE Output Current, High Level Voltage Applied	V <sub>CC</sub> = Max,	V <sub>O</sub> = 2.4V				50	μΑ
IOZL	TRI-STATE Output Current, Low Level Voltage Applied	V <sub>CC</sub> = Max,	V <sub>O</sub> = 0.45V				-50	μΑ

### switching characteristics

over recommended operating ranges of  $\rm T_A$  and  $\rm V_{CC}$  (unless otherwise noted)

						LIN	IITS			
	PARAMETER		CONDITIONS	DM54S189			DM74S189			UNITS
	the state of the state of			MIN	TYP(1)	MAX	MIN TYP		MAX	
tAA	Access Times From Address				25	50		25	35	ns
tczн	Output Enable Time to High Level	Access Times From			12	25		12	17.	ns
tCZL	Output Enable Time to Low Level	Chip Enable	$C_L = 30 \text{ pF}, R_L = 280\Omega,$ (Figure 1)		12	25		12	17	ns
twzH	Output Enable Time to High Level	Sense Recovery Times	,		22	40		22	35	ns
twzL	Output Enable Time to Low Level	From Read/Write			22	40		22	35	ns

### switching characteristics (con't)

						LIM	ITS			
	PARAMETE	R	CONDITIONS		DM54S189			DM74S18	3	UNITS
				MIN	TYP(1)	MAX	MIN	TYP(1)	MAX	
tcHZ	Output Disable Time From High Level	Disable Times From			12	25		12	17	ns
t <sub>CLZ</sub>	Output Disable Time From Low Level	Chip Enable	$C_L = 5 pF, R_L = 280\Omega$		12	25		12	17	ns
twHZ	Output Disable Time From High Level	Disable Times From	(Figure 1)		12			12		ns
t <sub>WLZ</sub>	Output Disable Time From Low Level	Read/Write			12			12		ns
t <sub>WP</sub>	Width of Write-Enable Pulse (	Read/Write Low)		25			25			ns
tasw	Set-Up Time (Figure 1)	Address to Read/Write		0			0			
t <sub>DSW</sub>		Data to Read/Write		25			25			ns
tcsw		Chip-Enable to Read/Write		0			0			113
tAHW	Hold Time (Figure 1)	Address From Read/Write		0			0			
tDHW		Data From Read/Write		0			0			ns
tCHW		Chip-Enable From Read/Write		0		1.0	0			115

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DM54S189 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM74S189. All typicals are given for  $V_{CC} = 5.0V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4. Only one output at a time should be shorted.

Note 5: ICC is measured with all inputs grounded, and the outputs open.

### switching time waveforms




FIGURE 1

Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.


Note 2. When measuring delay times from address inputs, the chip enable input is low and the read/write input is high.

Note 3: When measuring delay times from chip enable input, the address inputs are steady-state and the read/write input is high.

Note 4: Input waveforms are supplied by pulse generators having the following characteristics:  $t_f \le 2.5$  ns,  $t_f \le 2.5$  ns, PRR  $\le 1$  MHz, and  $Z_{OUT} \approx 50\Omega$ .

# ADDRESS INPUTS ADDRESS INPUTS C 14 D 13 CHIP ENABLE (CE) 2 WHITE AND SENSE AMPLIFIER CONTROL OATA INPUTS OATA INPUTS D 4 D 4 D 10 OATA INPUTS OATA IN

### ac test circuit





### **Bipolar RAMs**

### DM54S200/DM74S200 256-bit read/write schottky memories with TRI-STATE® outputs

### general description

The DM54S200/DM74S200 256-bit active-element memories are monolithic transistor-transistor logic (TTL) integrated circuits organized as 256 words of one bit each. They are fully decoded and have three gated memory-enable inputs to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors which reduce the low-level input current requirement to a maximum of -0.25 milliamperes, only one-eighth that of a normalized Series 54S/74S load factor. The memory-enable circuitry is implemented with minimal delay times to compensate for added system decoding.

The TRI-STATE output combines the convenience of an open-collector with the speed of a totempole output; it can be bus-connected to other similar outputs, yet it retains the fast-rise-time characteristics of the TTL totem-pole output.

Write Cycle: The complement of the information at the data input is written into the selected location when all memory-enable inputs and write-enable input are low. While the write-enable input is low, the output is in the high-impedance state. When a number of outputs are bus-connected, this high-impedance output state will neither load nor drive the bus line, but it will allow the bus line to

be driven by another active output or a passive pull-up if desired.

Read Cycle: The stored information (complement of information applied at the data input during the write cycle) is available at the output when the write-enable input is high and the three memory-enable inputs are low. When any one of the memory enable inputs is high, the output will be in the high-impedance state.

### features

- Schottky-clamped for high-speed memory systems:
  - Access from memory-enable inputs 20 ns typ
    Access from address inputs 31 ns typ
    Power dissipation 1.7 mW/bit typ
- TRI-STATE output for driving bus-organized systems and/or highly capacitive loads
- Fully decoded, organized as 256 words of one bit each
- Compatible with most TTL and DTL logic circuits
- Multiple memory-enable inputs to minimize external decoding

## block and connection diagrams ADDRESS INPUTS ADDRESS INPUTS ADDRESS INPUTS ADDRESS INPUTS ATO 16 LINE DECODER ATO 15 LINE DECODER ATO 15 LINE DECODER ATO 15 LINE DECODER ADDRESS INPUTS Order Number DM54S20OU or DM74S20OU See Package 15 Order Number DM74S20OW See Package 15 Order Number DM54S20OW or DM74S20OW See Package 28

### absolute maximum ratings (Note 1) operating conditions MAX UNITS Supply Voltage, V<sub>CC</sub> 7.0V Supply Voltage (V<sub>CC</sub>) 5.5 Input Voltage 5.5V DM54S200 4.5 4.75 5.25 Output Voltage 5.5V DM74S200 Storage Temperature Range -65°C to +150°C Temperature (TA) Lead Temperature (Soldering, 10 seconds) 300°C °C DM54S200 -55 +125 0 +70 °C DM74S200

### recommended operating conditions

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
High Level Output Current (I <sub>OH</sub> ) DM54S200				-2.0	mA
DM74S200			İ	-5.2	mA
Low Level Output Current (IOL)				16	mA
Width of Write Enable Pulse (t <sub>W</sub> )				1	
DM54S200		50	1	1	ns .
DM74S200		40			ns
Setup Time (tSETUP)	and the second				
Address to Write Enable		- 0			ns
Data to Write Enable		0			, ns
Memory Enable to Write Enable		0			ns
Hold Time (t <sub>HOLD</sub> )					. "
Address from Write Enable		10			ns, ·
Data from Write Enable		10			ns
Memory Enable from Write Enable		0			ns

### electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
High Level Input Voltage (V <sub>IH</sub> )		2.0			٧
Low Level Input Voltage (V <sub>IL</sub> )			1	0.8	V
Input Clamp Voltage (V <sub>I</sub> )	$V_{CC} = Min$ , $I_1 = -18 \text{ mA}$			-1.2	V
High Level Output Voltage (V <sub>OH</sub> )	$V_{CC} = Min, V_{IH} = 2.0V,$ $V_{IL} = 0.8V, I_{OH} = Max$	2.4			<b>V</b>
Low Level Output Voltage (V <sub>OL</sub> )	$V_{CC} = Min, V_{IH} = 2.0V$ DM54S2 $V_{IL} = 0.8V, I_{OL} = Max$ DM74S2			0.5 0.45	, <b>v</b>
Off State (High Impedance State) Output Current (I <sub>O(OFF)</sub> )	$V_{CC} = Max, V_{IH} = 2.0V$ $V_{O} = 2.4V$ $V_{O} = 0.5V$			50 -50	μΑ μΑ
Input Current at Maximum Input Voltage (I <sub>1</sub> )	$V_{CC}$ = Max, $V_{I}$ = 5.5V			1.0	· mA
High Level Input Current (I <sub>IH</sub> )	$V_{CC} = Max, V_1 = 2.7V$			25	μΑ
Low Level Input Current (IIL)	$V_{CC} = Max$ , $V_1 = 0.5V$			-250	μΑ
Short Circuit Output Current (I <sub>OS</sub> ) (Note 3)	V <sub>CC</sub> = Max	-30		-100	mA
Supply Current (I <sub>CC</sub> )	V <sub>CC</sub> = Max (Note 5)	l	87	130	mA

### switching characteristics All Typical Values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C. (Note 2)

OVERDO:	DA DAMETED	PARAMETER	TEST	1	DM54S20	0		DM74S2	00	
 SYMBOL	PARAMETER	CONDITIONS	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t <sub>PLH</sub>	Propagation Delay Time, Low to High Level Output	Access Time from Address			33	70		33	. 50	ns
t <sub>PHL</sub>	Propagation Delay Time, High to Low Level Output	Access Time from Address			29	70		29	50	ns
tzH	Output Enable Time to High Level	Access Times from Memory Enable	C <sub>L</sub> = 30 pF,		21	45		21	35	ns
tzL	Output Enable Time to Low Level	Access Times from Memory Enable	$R_L = 300\Omega$		10	. 30		10	20	ns
tzH	Output Enable Time to High Level	Sense Recovery Times from Write Enable			24	50		24	40	ns
tzL	Output Enable Time to Low Level	Sense Recovery Times from Write Enable			12	50		12	40	ns
t <sub>HZ</sub>	Output Disable Time from High Level	Disable Times from Memory Enable			7.0	30		7.0	20	ns
t <sub>LZ</sub>	Output Disable Time from Low Level	Disable Times from Memory Enable	C <sub>L</sub> = 5.0 pF		20	45		20	35	ns
t <sub>HZ</sub>	Output Disable Time from High Level	Disable Times from Write Enable	R <sub>L</sub> = 300Ω		13	40		13	30	ns
t <sub>LZ</sub>	Output Disable Time from Low Level	Disable Times from Write Enable			16	40		. 16	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for DM54S200 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM74S200. All typicals are given for  $V_{CC} = 5.0V$  and  $T_{A} = +25^{\circ}$ C.

Note 3: Duration of the short-circuit should not exceed one second.

Note 4: All voltage values are with respect to network ground terminal.


Note 5: I<sub>CC</sub> is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output

### truth table

	INP	JTS	
FUNCTION	MEMORY ENABLE <sup>†</sup>	WRITE ENABLE	OUTPUT
Write (Store Complement of Data)	L	L	High Impedance
Read	L.	н	Stored Data
Inhibit	Ĥ	×	High Impedance

H = high level, L = low level, X = irrelevant

### ac test circuit





C<sub>L</sub> INCLUDES PROBE AND JIG CAPACITANCE. ALL DIODES ARE 1N3064.


<sup>&</sup>lt;sup>†</sup>For memory enable: L = all ME inputs low;

H - one or more ME inputs high

### switching time waveforms







NOTE A. WAVEFORM I IS FOR THE OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW CKEPT WHEN DISABLED. WAVEFORM 2 IS FOR THE OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS RIGHE EXCEPT WHEN DISABLED.

NOTE B. WHEN MEASURING DELAY TIMES FROM ADDRESS INVUTS, THE MEMORY ENABLE INVUTS ARE LOW AND THE WAITE ENABLE INVOLTS HIGH.

NOTE C. WHEN MEASURING DELAY TIMES FROM MEMORY ENABLE INVUTS. THE ADDRESS INVUTS ARE STEADY STATE AND THE WAITE ENABLE INVUT IS HIGH.

NOTE D. INVOLT WAVEFORMS ARE SUPPLIED BY PULSE GENERATORS HAVING THE FOLLOWING CHARACTERISTICS: 1, Z 25 m, 1, Z 25 m, 1, PAR Z 1.0 MHz, AND Z<sub>OUT</sub> × 50::



### **Bipolar RAMs**

### DM54S206/DM74S206 256-bit read/write schottky memories with open-collector outputs

### general description

The DM54S206/DM74S206 256-bit active-element memories are monolithic transistor-transistor logic (TTL) integrated circuits organized as 256 words of one bit each. They are fully decoded and have three gated memory-enable inputs to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors which reduce the low-level input current requirement to a maximum of -0.25 milliamperes, only one-eighth that of a normalized Series 54S/74S load factor. The memory-enable circuitry is implemented with minimal delay times to compensate for added system decoding.


Write Cycle: The complement of the information at the data input is written into the selected location when all memory-enable inputs and write-enable input are low. While the write-enable input is low, the output is off.

Read Cycle: The stored information (complement of information applied at the data input during the write cycle) is available at the output when the write-enable input is high and the three memory-enable inputs are low. When any one of the memory enable inputs is high, the output will be off.


### features

- Schottky-clamped for high-speed memory systems:
   Access from memory-enable inputs 17 ns typ
   Access from address inputs 35 ns typ
   Power dissipation 1.4 mW/bit typ
- Open-collector output for word expansion
- Fully decoded, organized as 256 words of one bit each
- Compatible with most TTL and DTL logic circuits
- Multiple memory-enable inputs to minimize external decoding

### block and connection diagrams



### Dual-In-Line and Flat Package



Order Number DM54S206J or DM74S206J See Package 10

> Order Number DM74S206N See Package 15

Order Number DM54S206W or DM74S206W See Package 28

absolute maximum rati	ngs (Note 1)	operating cond	itions		
			MIN	MAX	UNITS
Supply Voltage, V <sub>CC</sub>	7.0V	Supply Voltage (VCC)			
Input Voltage	5.5V	DM54S206	4.5	5.5	V
Output Voltage	5.5V	DM74S206	4.75	5.25	· v
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	-65°C to +150°C 300°C	Temperature (T <sub>A</sub> ) DM54S206 DM74S206	-55 0	+125 +70	°c °c

### operating conditions

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Low Level Output Current (IOL)				16	mA
Width of Write Enable Pulse (tw)					
DM54S206		50			ns
DM74S206		40			ns
Setup Time (t <sub>SETUP</sub> )					
Address to Write Enable	The state of the s	0			ns
Data to Write Enable	·	0		i	ns
Memory Enable to Write Enable		0			ns
Hold Time (tHOLD)	·				
Address from Write Enable		10			ns
Data from Write Enable		10			ns
Memory Enable from Write Enable	1	0	1		ns

### electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
High-Level Input Voltage (VIH)		2			٧
Low-Level Input Voltage (V <sub>IL</sub> )	and the second			0.8	V
Input clamp voltage	V <sub>CC</sub> = Min, I <sub>1</sub> = -18 mA			-1.2	<b>v</b>
High-Level Output Current (I <sub>OH</sub> )	$V_{CC} = Min, V_{IH} = 2V, V_{IL} = 0.8V$ $V_{OH} = 2.4V$ $V_{OH} = 5.5V$			40 <b>100</b>	μ <b>Α</b> μ <b>Α</b>
Low-Level Output Voltage (V <sub>OL</sub> ) DM54S206 DM74S206	$V_{CC} = Min, V_{IH} = 2V, V_{IL} = 0.8V,$ $I_{OL} = Max$			0.5 0.45	V
Input Current at Maximum Input Voltage (I,)	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			.1	mA
High-Level Input Current (IIH)	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			25	μΑ
Low-Level Input Current (I <sub>IL</sub> )	$V_{CC} = Max, V_I = 0.5V$			−250 ·	μΑ
Supply Current (I <sub>CC</sub> )	V <sub>CC</sub> = Max, Note 2	-1 1 1	70	130	· mA

### switching characteristics

All typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ . (Note 2)

				LIN	IITS			
PARAMETER	CONDITIONS	ı	OM54820	)6	ı	OM74S20	)6	UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Access Times from Address (t <sub>PLH</sub> )			38	80		38	60	ns
Access Times from Address (t <sub>PHL</sub> )		٠.	32	80		32	60	ns
Disable Time from Memory Enable (t <sub>PLH</sub> )	C - 20 - E D - 2000	10	21	45		21	35	ns
Enable Time from Memory Enable (t <sub>PHL</sub> )	$C_L = 30 \text{ pF}, R_L = 300\Omega$		13	35		13	25	ns
Disable Time from Write Enable (t <sub>PLH</sub> )			20	50		20	40	ns
Sense-Recovery Time (t <sub>SR</sub> )			14	50		14	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for DM54S206 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM74S206. All typicals are given for  $V_{CC} = 5.0V$  and  $T_{A} = +25^{\circ}$ C.

Note 3: All voltage values are with respect to network ground terminal.


Note 4: ICC is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.

### truth table

	INP	UTS	
FUNCTION	MEMORY ENABLE <sup>†</sup>	WRITE ENABLE	OUTPUT
Write (Store Complement of Data)	Ĺ	L	Н
Read	L	н	Stored Data
Inhibit	н	×	н

H = high level, L = low level, X = irrelevant

### ac test circuit




C<sub>L</sub> includes probe and jig capacitance.

<sup>&</sup>lt;sup>†</sup>For memory enable: L = all ME inputs low;

H = one or more ME inputs high.


### switching time waveforms


### Write-Cycle



### Access (Enable) Time and Disable Time from Memory Enable

### Access Time from Address Inputs





Note A: Waveform shown is for the output with internal conditions such that the output is low except when disabled.

Note B: When measuring delay times from address inputs, the memory-enable inputs are low and the write-enable input is high.

Note C: When measuring delay times from memory-enable inputs, the address inputs are steady-state and the write-enable input is high.

Note D: Input waveforms are supplied by pulse generators having the following characteristics: 1, × 2,5 ms, 1, × 2,5 ms, 1 MHz, and Z<sub>OUT</sub> × 50::.



## Bipolar RAMs

### DM54LS289/DM74LS289 low power 64-bit random access memories with open-collector outputs

### general description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of 4 bits each. They are fully decoded and feature a chip enable input to simplify decoding required to achieve the desired system organization. This device is implemented with low power Schottky technology resulting in one-fifth power while retaining the speed of standard TTL.

The open-collector outputs are ideal for controlledimpedance bus lines.

The unique functional capability of the DM54LS289 outputs being at a high during writing combined with the data inputs being inhibited during reading means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

Write Cycle: The complement of the information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-logic level (OFF).


Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is available at the outputs when the read/write input is high and the chip-enable is low. When the chipenable input is high, the outputs are high (OFF).

### features

- Schottky-clamped for high speed applications
   Access from chip enable input—40 ns typ
   Access from address inputs—60 ns typ
- Open-collector outputs for controlled-impedance bus lines
- DM54LS189/DM74LS189 are functionally equivalent, but have TRI-STATE<sup>®</sup> outputs
- DM54LS289 is guaranteed for operation over the full military temperature range of -55°C to +125°C
- Compatible with most TTL and DTL logic circuits
- Chip enable input simplifies system decoding

### connection diagram

### Dual-In-Line and Flat Package



Order Number DM54LS289J or DM74LS289J See Package 10 Order Number DM74LS289N See Package 15 Order Number DM54LS289W See Package 28

### truth table

	INPL		
FUNCTION	CHIP ENABLE	READ/ WRITE	ОИТРИТ
Write (Store Complement of Data)	L	L	н
Read	L	Н	Stored Data
Inhibit	н	×	н

H = high level

L = low level

X = don't care

absolute maximum ratin	ings (Note 1) operating conditions				
			MIN	MAX	UNITS
Supply Voltage, VCC	7V	Supply Voltage (V <sub>CC</sub> )			
Input Voltage	5.5V	DM54LS289	4.5	5.5	V
Output Voltage	5.5V	DM74LS289	4.75	5.25	V
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	–65° C to +150° C 300° C	Temperature (T <sub>A</sub> ) DM54LS289 DM74LS289	55 0	+125 +70	°C °C

### electrical characteristics

Over recommended operating free-air temperature range (unless otherwise noted) (Notes 2 and 3)

	PARAMETER		MIN	TYP	MAX	UNITS	
VIH	High Level Input Voltage			2			V
VIL	Low Level Input Voltage					8.0	. V
Vон	High Level Output Voltage	V <sub>CC</sub> = Min	I <sub>OH</sub> = -2 mA	2.4	3.4		V
				2.4	3.2		<b>v</b>
VOL	Low Level Output Voltage	1 V CC = Min -	IOL = 4 mA DM54LS289		<del></del>	0.45	· v
			IOL = 8 mA DM74LS289			0.5	
ΙΗ	High Level Input Current	V <sub>CC</sub> = Max,	V <sub>I</sub> = 2.7			10	μΑ
ij	High Level Input Current at Maximum Voltage	V <sub>CC</sub> = Max,	V <sub>I</sub> = 5.5V			1.0	mA
HL	Low Level Input Current	V <sub>CC</sub> = Max,	V <sub>I</sub> = 0.45V			-100	μΑ
1cc	Supply Current (Note 5)	V <sub>CC</sub> = Max			15	29	mA
Vic	Input Clamp Voltage	V <sub>CC</sub> = Min,	lj = -18 mA		· ·	-1.2	V

### switching characteristics

Over recommended operating ranges of TA and VCC (unless otherwise noted)

	DADAMETE		CONDITIONS	D	M54LS28	19		M74LS28	39	UNITS
	PARAMETE	: <b>n</b>	CONDITIONS	MIN	TYP(1)	MAX	MIN	TYP(1)	MAX	UNITS
tAA	Access Times From Address				60	::110		60	90	ns
tCZH	Output Enable Time to High Level	Access Times From			40	90		40	70	ns
tCZL	Output Enable Time to Low Level	Chip Enable	$C_L = 30 \text{ pF}, R_L = 1 \text{ k}\Omega,$		40	90		40	70	ns
twzн	Output Enable Time to High Level	Sense Recovery Times			60	110		60	90	ns
WZL	Output Enable Time to Low Level	From Read/Write			60	110		60	90	ns
tCHZ	Output Disable Time From High Level	Disable Times From			40	90		40	70	ns
tCLZ	Output Disable Time From Low Level	Chip Enable	CL = 5 pF, RL = 1 kΩ,		40	90		40	. 70	ns
tWHZ	Output Disable Time From High Level	Disable Times From			40			40		ns
tWLZ	Output Disable Time From Low Level	Read/Write	i i i i i i i i i i i i i i i i i i i		40			40		
tWP	Width of Write Enable Pulse (	Read/Write Low)		100			80	100		ns
tASW	Set-Up Time	Address to Read/Write		0			0			
tDSW		Data to Read/Write		100			80			
tCSW		Chip Enable to Read/Write		0			0			ns
tAHW	Hold Time	Address From Read/Write		0		100	0			
tDHW		Data From Read/Write		0			0			
tCHW		Chip Enable From Read/Write		0			0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DM54LS289 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM74LS289. All typicals are given for  $V_{CC} = 5V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Note 5: ICC is measured with all inputs grounded, and the outputs open.



### **Bipolar RAMs**

### DM54S289/DM74S289 64-bit random access memories with open-collector outputs

### general description

These 64-bit active-element memories are monolithic Schottky-clamped transistor-transistor logic (TTL) arrays organized as 16 words of four-bits each. They are fully decoded and feature a chip-enable input to simplify decoding required to achieve the desired system organization. The memories feature PNP input transistors that reduce the low level input current requirement to a maximum of -0.25 mA, only one-eighth that of a DM54S/DM74S standard load factor. The chip-enable circuitry is implemented with minimal delay times to compensate for added system decoding.

Write Cycle: The complement of the information at the data input is written into the selected location when both the chip-enable input and the read/write input are low. While the read/write input is low, the outputs are in the high-logic level ("OFF").

Read Cycle: The stored information (complement of information applied at the data inputs during the write cycle) is available at the outputs when the read/write input is high and the chip-enable is low. When the chip-enable input is high, the outputs are high ("OFF").


The fast access time of the DM54S289 makes it particularly attractive for implementing high-performance memory functions requiring access times on the order of 25 ns. The unique functional capability of the DM54S289 outputs being at a high during writing combined with the data inputs being inhibited during reading means that both data inputs and outputs can be connected to the data lines of a bus-organized system without the need for interface circuits.

### features

- Schottky-clamped for high-speed applications:
   Access from chip-enable
   Access from address inputs
   25 ns typ
- Open collector outputs for controlled-impedance bus lines
- DM54S189/DM74S189 are functionally equivalent, but have TRI-STATE<sup>®</sup> outputs
- DM54S289 is guaranteed for operation over the full military temperature range of −55°C to +125°C
- Compatible with most TTL and DTL logic circuits
- Chip-enable input simplifies system decoding
- Compatible with Intel 3101A in most applications

### connection diagram

### **Dual-In-Line Package**



TOP VIEW
Order Number DM54S289J or DM74S289J
See Package 10
Order Number DM74S289N
See Package 15

### truth table

	INPL	JTS	
FUNCTION	CHIP ENABLE	READ/ WRITE	OUTPUT
Write	L	L	н
(Store Complement of Data)			
Read	L	н	Stored Data
Inhibit	Н	Х	н

H = High Level

L = Low Level

X = Don't Care

absolute maximum rating	absolute maximum ratings			operating conditions							
	<del>-</del>				MIN	MAX	UNITS				
Supply Voltage, VCC	` 7.0V		Supply Voltage (VCC)								
Input Voltage	5.5V		DM54S289		4.5	5.5	. V				
Output Voltage	5.5V		DM74S289		4.75	5.25	V				
Storage Temperature Range	-65°C to +150°C		Temperature (TA)								
Lead Temperature (Soldering, 10 seconds)	300°C		DM54S289		-55	+125	°C				
			DM74S289		0	+70	°C				

### electrical characteristics over recommended operating free-air temperature range

(unless otherwise noted) (Notes 2 and 3)

	PARAMETER		CONDITIONS		MIN	TYP	MAX	UNITS
VIH	High Level Input Voltage				2			V
VIL	Low Level Input Voltage						0.8	V
I <sub>OH</sub>	High Level Output Current	\/ - 00:-	V <sub>OH</sub> = 2.4V				40	
		1	V <sub>OH</sub> = 5.5V				100	μΑ
VoL	Low Level Output Voltage	V = M:-	- 16 4	DM54S289		12.5	0.5	V
		V <sub>CC</sub> = Min,	OL - IOMA	DM74S289			0.45	7 °
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max,	V <sub>1</sub> = 2.7				25	μΑ
I <sub>I</sub>	High Level Input Current at Maximum Voltage	V <sub>CC</sub> = Max,	V <sub>1</sub> = 5.5V				1.0	mA
l <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max,	V <sub>1</sub> = 0.45V				-250	μА
Icc	Supply Current	V <sub>CC</sub> = Max	(Note 4)			75	105	mA-
V <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min,	I <sub>1</sub> = -18 mA				-1.2	V

### switching characteristics over recommended operating ranges of TA and VCC

(unless otherwise noted)

	DADAME		CONDITIONS		DM54S28	9		DM74S28	9	
	PARAME	IEK	CONDITIONS	MIN	TYP(1)	MAX	MIN	TYP(1)	MAX	UNITS
t <sub>AA</sub>		Access Times From Address			25	50		25	35	ns
<sup>t</sup> CHL	Enable Time From Chip Enable		$C_L = 30 \text{ pF}, R_{L1} = 300\Omega,$		12	25		12	17	ns .
twHL	Enable Time From Read/Write	Sense Recovery Time From Read/Write	$R_{L2} = 600\Omega$ , (Figure 1)		22	40		22	35	ns
<sup>t</sup> CLH	Disable Time From Chip Enable				,12	25		12	17	ns
twp	Width of Write Enable Puls	e (Read/Write Low)		25			25			ns
tASW	Set-Up Time (Figure 1)	Address to Read/Write		0			0			
t <sub>DSW</sub>		Data to Read/Write		25			25			200
tcsw		Chip-Enable to Read/Write		0			0			ns
tAHW	Hold Time (Figure 1)	Address From Read/Write		0			0			1 1 14 1
tDHW		Data From Read/Write		0			0			
tchw		Chip-Enable From Read/Write		0			0			ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DM54S289 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM74S289. All typicals are given for  $V_{CC} = 5.0V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: ICC is measured with all inputs grounded, and the outputs open.

### switching time waveforms






FIGURE 1

- Note 1: Waveform 1 is for the output with internal conditions such that the output is low except when disabled.
- Note 2: When measuring delay times from address inputs, the chip enable input is low and the read/write input is high.
- Note 3: When measuring delay times from chip enable input, the address inputs are steady state and the read/write input is high.
- Note 4: Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \le 2.5$  ns,  $t_f \le 2.5$  ns, PRR  $\le 1$  MHz and  $Z_{OUT} \approx 50\Omega$ .

### block diagram



### ac test circuit



### National Semiconductor

### **Bipolar RAMs**

### DM85S68 64-bit (16×4) edge triggered register general description

The DM85S68 is an addressable "D" register file. Any of its 16 four-bit words may be asynchronously read or may be written into on the next clock transition. An input terminal is provided to enable or disable the synchronous writing of the input data into the location specified by the address terminals. An output disable terminal operates only as a TRI-STATE® output control terminal. The addressable register data may be latched at the outputs and retained as long as the output store terminal is held in a low state. This memory storage condition is independent of the state of the output disable terminal.

All input terminals are high impedance at all times, and all outputs have low impedance active drive logic states and the high impedance TRI-STATE condition.

### features


- On chip output register
- Edge triggered write
- High speed

30 ns typ

- TRI-STATE output
- Optimized for register stack applications
- Typical power dissipation

350 mW

■ 18-pin package



### absolute maximum ratings (Note 1) operating conditions MIN UNITS MAX 4.75 Supply Voltage 7.0V Supply Voltage, VCC 5.25 °c 5.5V Input Voltage Temperature, TA 70 Output Voltage 5.5V -65°C to +150°C Storage Temperature Range Lead Temperature (Soldering, 10 seconds) 300°C

### electrical characteristics

over recommended operating free-air temperature range (unless otherwise noted) (Notes 2 and 3)

	DA DAMETED	CONDITIONS				
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage		2			V
VIL	Low Level Input Voltage				0.8	٧
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -5.2 mA	2.4			- V
VoL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA			0.45	V
l <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, Clock Input V <sub>IH</sub> = 2.4V All Others			50 25	μΑ
1,	High Level Input Current at Maximum Voltage	V <sub>CC</sub> = Max, V <sub>IH</sub> = 5.5V	-		1.0	mA
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, Clock Input V <sub>IL</sub> = 0.5V All Others			-500 -250	μ <b>Α</b> μ <b>Α</b>
los	Short Circuit Output Current(4)	V <sub>CC</sub> = Max, V <sub>OL</sub> = 0V	-20		-55	mA
Icc	Supply Current	V <sub>CC</sub> = Max		70	100	mA
V <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA		ļ	-1.2	V
loz	TRI-STATE Output Current	$V_{CC} = Max                                  $			+40 -40	μΑ

### switching characteristics over recommended operating range of TA and VCC (unless otherwise noted)

	PAI	RAMETER	MIN	TYP	MAX	UNITS
<sup>t</sup> zH	Output Enabl	e to High Level		20	35	ns
tzL	Output Enabl	e to Low Level	· ·	14	24	ns
tHZ	Output Disab	le Time From High Level		10	15	ns
t <sub>LZ</sub>	Output Disab	le Time From Low Level		12	18	ns
tAA	Access Time	Address to Output		30	40	
tosa		Output Store to Output		20	30	ns
t <sub>CA</sub>		Clock to Output		25	40	
tASC	Set-Up Time	Address to Clock	15	5		
tosc		Data to Clock	5	5		
tASOS	-	Address to Output Store	30	0 .		ns
twesc		Write Enable Set-Up Time	5	15		
tossc		Store Before Write (t <sub>10</sub> )	10	0		
t <sub>AHC</sub>	Hold Time	Address From Clock	10	5		11.0
t <sub>DHC</sub>		Data From Clock	15	5		ns
<sup>t</sup> AHOS		Address From Output Store	5	0		
twehc		Write Enable Hold Time	15	5		

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM85S68. All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}$ C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

### typical applications

The DM85S68 can enhance the dynamic performance of a TTL processor, since it may safely operate using single phase clocking instead of the multiphase clocking systems being used currently. This simple feature not only enhances the system's dynamic performance, since multiple levels of registers need not be activated, but also reduces component count by elimination of one set of buffer registers. For example, note the simplicity of register file/ALU loop shown in Figure 1.

In a four-bit slice with zero delay within the arithmeticlogic unit, a level-triggered memory with buffering to prevent logic oscillation requires about 80 ns to make the loop with a 30 ns delay in the ALU, the system speed is 110 ns.




FIGURE 1. 4-Bit Register ALU

### truth table

OD	WE	CLK	Ōs	MODE	OUTPUTS
0	Х	X	0	Output Store	Data From Last Addressed Location
X	0		X	Write Data	Dependent on State of OD and OS
0	X	X	1	Read Data	Data Stored in Addressed Location
1	Х	Х	0	Output Store	High Impedance State
1	Х	Х	1	Output Disable	High Impedance State

### ac test circuit and switching time waveforms




FIGURE 2. Clock Set-Up and Hold Time




FIGURE 4. Address to Output Access Time




FIGURE 5. Output Store Access, Set-Up and Hold Time




FIGURE 3. Clock to Output Access




FIGURE 6. Output Disable and Enable Time

Note: Input waveforms supplied by pulse generator having the following characteristics: V = 3.0V,  $t_R \leq$  2.5 ns, PRR  $\leq$  1.0 MHz and  $z_{OUT}$  = 50M

### **Bipolar RAMs**

### DM7599/DM8599 TRI-STATE® 64-bit random-access read/write memory

### general description

The DM7599/DM8599 is a fully decoded 64-bit RAM organized as 16 4-bit words. The memory is addressed by applying a binary number to the four Address inputs. After addressing, information may be either written into or read from the memory. To write, both the Memory Enable and the Write Enable inputs must be in the logical "0" state. Information applied to the four Write inputs will then be written into the addressed location. To read information from the memory the Memory Enable input must be in the logical "0" state and the Write Enable input in the logical "1" state. Information will be read as the complement of what was written into the memory. When the Memory Enable input is in the logical "1" state, the outputs will go to the high-impedance state. This allows up to 128 memories to be connected to a common bus-line without the use of pull-up

resistors. All memories except one are gated into the high-impedance while the one selected memory exhibits the normally totem-pole low impedance output characteristics of TTL.

### features

- Series 54/74 compatible
- Same pin-out as SN5489/SN7489
- Organized as 16 4-bit words
- Expandable to 2048 4-bit words without additional resistors (DM8599 only)

Typical access from chip enable


20 ns


Typical access time

28 ns

■ Typical power dissipation


400 mW





### connection diagram

### truth table



Order Number DM7599J or DM8599J See Package 10 Order Number DM8599N See Package 15

	MEMORY ENABLE	WRITE ENABLE	OPERATION	OUTPUTS
1	0	0	Write	Hi-Z State
	0	1	Read	Complement of Data
		A 100		Stored in Memory
	1	×	Hold	Hi-Z State

2

### absolute maximum ratings (Note 1)

Supply Voltage Input Voltage

Output Voltage

5.5V 5.5V

Indefinite

Storage Temperature Range Operating Temperature Range DM7599

-55°C to +125°C 0°C to +70°C 300°C

-65°C to +150°C

Time that two bus-connected devices may be in opposite low impedance states simultaneously

DM8599 Lead Temperature (Soldering, 10 sec)

### electrical characteristics (Note 2)

PARAMETER		CONDI	TIONS	MIN	ТҮР	MAX	UNITS
Logical "1" Input Voltage	DM7599 DM8599	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V		2.0			٧
Logical "0" Input Voltage	DM7599 DM8599	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V				0.8	٧
Logical "1" Output Voltage	DM7599 DM8599	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	I <sub>O</sub> = -2 mA I <sub>O</sub> = -5.2 mA	2.4			V V
Logical "0" Output Voltage	DM7599 DM8599	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	I <sub>O</sub> = 12 mA			0.4	٧
Third State Output Current	DM7599 DM8599	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>O</sub> = 0.4V V <sub>O</sub> = 2.4V			±40 ±40	μА
Logical "1" Input Current	DM7599 DM8599	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>IN</sub> = 2.4V			40	μА
	DM7599 DM8599	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>IN</sub> = 5.5V			1	mA
Logical "0" Input Current	DM7599 DM8599	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>IN</sub> = 0.4V			-1.6	<sup>n</sup> mA
Output Short Circuit Current (Note 3)	DM7599 DM8599	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$		-30		. –70	mA
Supply Current	DM7599 DM8599	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	All Inputs at GND		. 80	120	mA
Input Clamp Voltage	DM7599 DM8599	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	I <sub>IN</sub> = -12 mA			-1.5	٧

### switching characteristics (Over recommended operating ranges of $V_{CC}$ and $T_A$ )


	-			001101210110		DM7599		T	DM8599		
		PARAMET	EK	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t	PLH	Access Time From	A 44-200			27	70		27	50	ns ·
tı	PHL	Access Time From	Address			28	70		28	50	ns
t	ZH	Enable Time From	Memory	$R_{L1} = 400\Omega$ , $R_{L2} = 1.0 \text{ k}\Omega$ ,		16	45		16	30	ns
t	ZL	Enable		C <sub>L</sub> = 50 pF	20	40		20	35	ns	
t	ZH	Sense Recovery Tir	me From Write			20	40		20	35	ris
tz	ZL	Enable				35	65		35	55	ns
tı	tHZ Disable Time From Memory Enable	$R_{L1} = 400\Omega$ ,		10	30		10	25	ns		
tı		R <sub>L2</sub> = 1.0k, C <sub>L</sub> = 5.0 pF		14	35		14	30	ns		
te	SETUP	Setup Time	Address to Write Enable		0	-14		0	-14		ns
			Data to Write Enable	,	0	-15		0	-15		ns
			Memory Enable to Write Enable		0	-10		0	-10		ns
tı	HOLD	Hold Time	Address From Write Enable		5	-7	÷	5	-7		ns
	ı	Enable Memory	Data From Write Enable	·	0	-14		0	-14		ns
			Memory Enable From Write Enable		0	-10		0	-10		ns
t	WP	Write Pulse Width			50	20		40	20		ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM7599 and across the 0°C to 70°C range for the DM8599. All typicals are given for  $V_{\rm CC}=5.0V$  and  $T_{\rm A}=25^{\circ}{\rm C}$ .

Note 3: Only one output at a time should be shorted.


### typical performance curves














Minimum Write Pulse Width




### Sense Recovery Time



Delay from Enable to Output vs Load Capacitance




### test circuit




Test Circuit for Delay vs Load Capacitance

Note: In a typical application the output of the TRI-STATE memories might be wired together and one would be switching to the low impedance state at the same time the circuit previously selected would be switching back into the high impedance state. The measurements of delay versus load capacitance were made under conditions which simulate actual operating conditions in an application. (See test circuit.)

### ac test circuit



switching time waveforms



Note A: Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.

Note B: When measuring delay times from address inputs, the memory enable input is low and the write enable input is high.

Note C: When measuring delay times from memory enable input, the address inputs are steady-state and the write enable input is high.

Note D. Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \leq 10$  ns,  $t_l \leq 10$  ns,  $PRR \leq 1.0$  MHz, and  $Z_{OUT} \approx 50\Omega$ .



### **Bipolar RAMs** PRELIMINIA POR

DM93415, DM93415A TTL 1024 × 1-bit fully decoded random access memories

### general description

The DM93415 and DM93415A are 1024-bit read/write Random Access Memories organized 1024 words by 1-bit. They are designed for buffer control storage and high performance main memory applications. The devices have typical access times of 40 ns for the DM93415 and 30 ns for the DM93415A.


The DM93415 and DM93415A include full decoding on-chip, separate data input and data output lines and an active low chip select. They are fully compatible with standard DTL and TTL logic families and have an uncommitted collector output for ease of memory expansion.

### features


- Uncommitted collector output
- TTL inputs and output
- Non-inverting data output
- Organized 1024 words by 1-bit
- Typical read access time DM93415A commercial-30 ns DM93415 commercial-40 ns DM93415 military-40 ns
- Chip select access time-15 ns typ
- Power dissipation-0.5 mW/bit typ
- Power dissipation decreases with increasing tempera-



### connection diagram




### Dual-In-Line Package



See Package 10

### logic symbol



### Pin Description

cs Chip Select A0-A9 Address Inputs WE Write Enable Data Input DIN DOUT Data Output



### **Bipolar RAMs**

### PRELIMINARY

### DM93425, DM93425A TTL 1024 × 1-bit fully decoded random access memories

### general description

The DM93425 and DM93425A are 1024-bit read/write Random Access Memories organized 1024 words by 1-bit. They are designed for buffer control storage and high performance main memory applications. The devices have typical address access times of 40 ns for the DM93425 and 30 ns for the DM93425A.


The DM93425 and DM93425A include full decoding on-chip, separate data input and data output lines and an active low chip select and write enable. They are fully compatible with standard DTL and TTL logic families. A TRI-STATE® output is provided to drive bus organized systems and/or highly capacitive loads.

### features

- TRI-STATE output
- Organized 1024 words by 1-bit
- TTL inputs and output—full 16 mA drive capability
- Typical read access time DM93425A commercial—30 ns DM93425 commercial—40 ns DM93425 military—40 ns
- ■. Chip select access time—15 ns typ
- Non-inverting data output
- Power dissipation—0.5 mW/bit typ
- Power dissipation decreases with increasing temperature


### logic diagram

### connection diagram




### Pin Description

CS Chip Select
A0-A9 Address Inputs
WE Write Enable
DIN Data Input
DOUT Data Output



TOP VIEW
Order Number DM93425J
or DM93425AJ
See Package 10

### logic symbol





### **CMOS RAMs**

### MM54C89/MM74C89 64-bit TRI-STATE® random access read/write memory

### general description

The MM54C89/MM74C89 is a 16-word by 4-bit random access read/write memory. Inputs to the memory consist of four address lines, four data input lines, a write enable line and a memory enable line. The four binary address inputs are decoded internally to select each of the 16 possible: word locations. An internal address register, latches the address information on the positive to negative transition of the memory enable input. The four TRI-STATE® data output lines working in conjunction with the memory enable input provides for easy memory expansion.

Address Operation: Address inputs must be stable t<sub>SA</sub> prior to the positive to negative transition of memory enable. It is thus not necessary to hold address information stable for more than tha after the memory is enabled (positive to negative transition of memory enable).

Note: The timing is different than the DM7489 in that a positive to negative transition of the memory enable must occur for the memory to be selected.

Write Operation: Information present at the data inputs is written into the memory at the selected address by bringing write enable and memory enable low.

Read Operation: The complement of the information which was written into the memory is nondestructively read out at the four outputs. This is accomplished by selecting the desired address and bringing memory enable low and write enable

When the device is writing or disabled the output assumes a TRI-STATE (Hi-z) condition.

### features

 Wide supply voltage range 3.0V to 15V Guaranteed noise margin 1.0V High noise immunity 0.45 V<sub>CC</sub> typ

Low power TTL fan out of 2 compatibility driving 74L

Input address register


Low power consumption 100 nW/package typ


@ V<sub>CC</sub> = 5V

Fast access time 130 ns typ at  $V_{CC} = 10V$ 

TRI-STATE output

### logic and connection diagrams





Order Number MM54C89D or MM74C89D See Package 3 Order Number MM74C89N See Package 15

### absolute maximum ratings

Voltage at Any Pin -0.3V to V<sub>CC</sub> + 0.3V Operating Temperature Range -55°C to +125°C MM54C89 -40°C to +85°C MM74C89 Storage Temperature Range -65°C to +150°C 500 mW Package Dissipation Operating  $V_{\rm CC}$  Range 3.0V to 15V 18V Absolute Maximum V<sub>CC</sub> 300°C Lead Temperature (Soldering, 10 seconds)

### dc electrical characteristics

Min/max limits apply across temperature range, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UN
CMOS TO CMOS					-
Logical "1" Input Voltage (V <sub>IN(1)</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	3.5 8.0			
Logical "0" Input Voltage (V <sub>IN(0)</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V			1.5 2.0	
Logical "1" Output Voltage (VOUT(1))	$V_{CC} = 5.0V, I_{O} = -10\mu A$ $V_{CC} = 10V, I_{O} = -10\mu A$	4.5 9.0			
Logical "0" Output Voltage (V <sub>OUT(0)</sub> )	$V_{CC} = 5.0V, I_{O} = +10\mu A$ $V_{CC} = 10V, I_{O} = +10\mu A$			0.5 1.0	
Logical "1" Input Current (I <sub>IN(1)</sub> )	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	۱ ا
Logical "0" Input Current (I <sub>IN (0)</sub> )	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 0V	-1.0	-0.005		
Output Current in High Impedance State	V <sub>CC</sub> = 15V, V <sub>O</sub> = 15V V <sub>CC</sub> = 15V, V <sub>O</sub> = 0V	-1.0	0.005 -0.005	1.0	, <i>L</i>
Supply Current (I <sub>CC</sub> )	V <sub>CC</sub> = 15'V		0.05	300	1
CMOS/LPTTL INTERFACE	· · · · · · · · · · · · · · · · · · ·				
Logical "1" Input Voltage (V <sub>IN(1)</sub> )	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V	V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 1.5			
Logical "0" Input Voltage (V <sub>IN (0)</sub> )	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V			0.8 0.8	
Logical "1" Output Voltage (V <sub>OUT(1)</sub> )	54C, V <sub>CC</sub> = 4.5V, I <sub>O</sub> = -360μA 74C, V <sub>CC</sub> = 4.75V, I <sub>O</sub> = -360μA	2.4 2.4			
Logical "0" Output Voltage (V <sub>OUT (0)</sub> )	54C, V <sub>CC</sub> = 4.5V, I <sub>O</sub> = +360μA 74C, V <sub>CC</sub> = 4.75V, I <sub>O</sub> = +360μA	ŀ		0.4 0.4	
OUTPUT DRIVE (See 54C/74C Famil	y Characteristics Data Sheet)				
 Output Source Current (I <sub>SOURCE</sub> ) (P-Channel)	$V_{CC} = 5.0V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-1.75	-3.3		п
Output Source Current (I <sub>SOURCE</sub> ) (P-Channel)	$V_{CC} = 10V, V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-8.0	-15		r
Output Sink Current (I <sub>SINK</sub> ) (N-Channel)	$V_{CC} = 5.0V, V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	1.75	3.6		п
Output Sink Current (I <sub>SINK</sub> ) (N-Channel)	$V_{CC} = 10V, V_{OUT} = V_{CC}$ $T_{\Delta} = 25^{\circ}C$	8.0	16		п

### ac electrical characteristics (T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Propagation Delay from Memory Enable (t <sub>pd</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V		270 100	500 220	ns ns
Access Time from Address Input (t <sub>acc</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V		350 130	650 280	ns ns
Address Input Setup Time (t <sub>SA</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	150 60			. ns
Address Input Hold Time (t <sub>HA</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	60 40			ns ns
Memory Enable Pulse Width (t <sub>ME</sub> )	V <sub>CC</sub> .= 5.0V V <sub>CC</sub> = 10V	400 150	250 90		ns ns
Memory Enable Pulse Width (t <sub>ME</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	400 150	200 70		ns ns

### ac electrical characteristics (con't)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Write Enable Setup Time for a Read (t <sub>SR</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	0			ns ns
	Write Enable Setup Time for a Write (tws)	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V			t <sub>ME</sub>	ns ns
	Write Enable Pulse Width (twE)	$V_{CC} = 5.0V$ , $t_{WS} = 0$ $V_{CC} = 10V$ , $t_{WS} = 0$	300 100	160 60		ns ns
	Data Input Hold Time (t <sub>HD</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	50 25			ns ns
	Data Input Setup (t <sub>SD</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	50 25			ns ns
	Propagation Delay from a Logical "1" or Logical "0" to the High Impedance State from Memory Enable (t <sub>IH</sub> , t <sub>OH</sub> )	$V_{CC} = 5.0V$ , $C_L = 5.0 \text{ pF}$ , $R_L = 10k$ $V_{CC} = 10V$ , $C_L = 5.0 \text{ pF}$ , $R_L = 10k$		180 85	300 120	ns ns
	Propagation Delay from a Logical "1" or Logical "0" to the High Impedance State from Write Enable (t <sub>IH</sub> , t <sub>OH</sub> )	$V_{CC} = 5.0V$ , $C_L = 5.0  pF$ , $R_L = 10k$ $V_{CC} = 10V$ , $C_L = 5.0  pF$ , $R_L = 10k$		180 85	300 120	ns ns
17 17 17 1	Input Capacity (C <sub>IN</sub> )	Any Input (Note 2)		5.0		ρF
	Output Capacity (COUT)	Any Output (Note 2)		6.5		pF
	Power Dissipation Capacity (C <sub>pd</sub> )	(Note 3)		230	80 B	pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.


Note 3: Cp\_ determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

### truth table


ME	WE	OPERATION	CONDITION OF OUTPUTS
L	L	Write	TRI-STATE
L	Н	Read	Complement of Selected Word
н	L	Inhibit, Storage	TRI-STATE
H	1. н	Inhibit, Storage	TRISTATE


### ac test circuits







### switching time waveforms





### switching time waveforms (con't)







### **CMOS RAMs**

### MM54C200/MM74C200 256-bit TRI-STATE® random access read/write memory

### general description

The MM54C200/MM74C200 is a 256-bit random access read/write memory. Inputs consist of eight address lines, a data input line, a write enable line, and three chip enables. The eight binary address inputs are decoded internally to select each of the 256 locations. An internal address register, latches and address information on the positive to negative edge of  $\overline{\text{CE}}_3$ . The TRI-STATE data output line working in conjunction with  $\overline{\text{CE}}_1$  or  $\overline{\text{CE}}_2$  inputs provides for easy memory expansion.

Address Operation: Address inputs must be stable  $t_{SA}$  prior to the positive to negative transition of  $\overline{CE}_3$ . It is thus not necessary to hold address information stable for more than  $t_{HA}$  after the memory is enabled (positive to negative transition).

Note: The timing is different than the DM74200 in that a positive to negative transition of the memory enable must occur for the memory to be selected.

Read Operation: The data is read out by selecting the proper address and bringing  $\overline{CE}_3$  low and  $\overline{\text{write}}$  enable high. Holding  $\overline{CE}_1$  or  $\overline{CE}_2$  or  $\overline{CE}_3$  at a high level forces the output into TRI-STATE. When used in bus organized systems,  $\overline{CE}_1$ , or  $\overline{CE}_2$ , a TRI-STATE control, provides for fast access times by not totally disabling the chip.


Write Operation: Data is written into the memory with  $\overline{CE}_3$  low and write enable low. The state of  $\overline{CE}_1$  or  $\overline{CE}_2$  has no effect on the write cycle. The output assumes TRI-STATE with write enable low.


### features

Internal address register

■ Wide supply voltage range	3.0V to 15V
<ul> <li>Guaranteed noise margin</li> </ul>	1.0V
■ High noise immunity	0.45 V <sub>CC</sub> typ
■ TTL compatibility	fan out of 1 driving
	standard TTL
■ Low power	500 nW typ

### logic and connection diagrams





Order Number MM54C200D or MM74C200D See Package 3 Order Number MM74C200N See Package 15

### absolute maximum ratings (Note 1)

Voltage at Any Pin -0.3V to V<sub>CC</sub> +0.3V Operating Temperature Range -55°C to +125°C MM54C200 -40°C to +85°C MM74C200 -65°C to +150°C Storage Temperature Range Package Dissipation 500 mW Operating V<sub>CC</sub> Range 3.0V to 15V Absolute Maximum V<sub>CC</sub> 18V Lead Temperature (Soldering, 10 seconds) 300°C

### dc electrical characteristics

Min/max limits apply across temperature range, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
CMOS TO CMOS						
Logical "1" Input Voltage (V <sub>IN(1)</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	3.5 8.0	* .		. V	
Logical "0" Input Voltage (V <sub>IN(0)</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V			1.5 2.0	. v	
Logical "1" Output Voltage (V <sub>OUT(1)</sub> )	.V <sub>CC</sub> = 5.0V, I <sub>O</sub> = 10μA V <sub>CC</sub> = 10V, I <sub>O</sub> = 10μA	4.5 9.0	·		v v	
Logical "0" Output Voltage (V <sub>OUT (0)</sub> )	V <sub>CC</sub> = 5.0V, I <sub>O</sub> = +10μA V <sub>CC</sub> = 10V, I <sub>O</sub> = +10μA			0.5	V V	
Logical "1" Input Current (I <sub>IN (1)</sub> )	V <sub>CC</sub> = 15V, V <sub>IN</sub> = 15V		0.005	1.0	μA	
Logical "0" Input Current (I <sub>IN (0)</sub> )	V <sub>CC</sub> = 15V V <sub>IN</sub> = 0V	1,0	0.005		μΑ	
Supply Current (I <sub>CC</sub> )	V <sub>CC</sub> = 15V		0:10	600	μА	
CMOS/TTL INTERFACE						
Logical "1" Input Voltage (V <sub>(N+1)</sub> )	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V	V <sub>CC</sub> 1.5 V <sub>CC</sub> 1.5			. V	
Logical "0" Input Voltage (V <sub>IN(0)</sub> )	54C, V <sub>CC</sub> = 4.5V 74C, V <sub>CC</sub> = 4.75V			0.8 0.8	v v	
Logical "1" Output Voltage (V <sub>OUT(1)</sub> )	54C, V <sub>CC</sub> = 4.5V, I <sub>O</sub> = -1.6 mA 74C, V <sub>CC</sub> = 4.75V, I <sub>O</sub> = -1.6 mA	2.4 2.4			. v v	* 1
Logical "0" Output Voltage (V <sub>OUT (0)</sub> )	54C, V <sub>CC</sub> = 4.5V, I <sub>O</sub> = 1.6 mA 74C, V <sub>CC</sub> = 4.75V, I <sub>O</sub> = 1.6 mA			0.4 0.4	v v	
 OUTPUT DRIVE (See 54C/74C Family Cha	racteristics Data Sheet)			,		
 Output Source Current (I <sub>SOURCE</sub> ) (P-Channel)	$V_{CC} = 5.0V$ , $V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-4.0 -1.8	6.0		mA	
Output Source Current (I <sub>SOURCE</sub> ) (P-Channel)	$V_{CC} = 10V$ , $V_{OUT} = 0V$ $T_A = 25^{\circ}C$	-16.0 -1.50	-25		. mA	
Output Sink Current (I <sub>SINK</sub> ) (N-Channel)	$V_{CC} = 5.0V$ , $V_{OUT} = V_{CC}$ $T_A = 25^{\circ}C$	5.0	8.0		mA	
Output Sink Current (I <sub>SINK</sub> ) (N-Channel)	$V_{CC} = 10V$ , $V_{OUT} = V_{CC}$ $T_{A} = 25^{\circ}C$	20.0	30		mA	

### ac electrical characteristics $T_A = 25^{\circ}C$ , $C_L = 50$ pF, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Access Time From Address (t <sub>ACC</sub> )	V <sub>CC</sub> = 5.0V		450	900	ns	
	V <sub>CC</sub> = 10V	İ	200	400	ns	ı
Propagation Delay From CE <sub>3</sub>	V <sub>cc</sub> = 5.0V	1	360	700	ns	- 1
(t <sub>pd</sub> )	V <sub>CC</sub> = 10V		120	300	ns	- 1
Propagation Delay From CE <sub>1</sub> or CE <sub>2</sub>	V <sub>CC</sub> = 5 0V	İ	250	500	ns	
(tpCE1)	V <sub>CC</sub> = 10V		85	200	ns	1
Address Setup Time (t <sub>SA</sub> )	V <sub>CC</sub> = 5.0V	200	80		ns	
	V <sub>CC</sub> = 10V	100	30		ns	
Address Hold Time (t <sub>HA</sub> )	V <sub>CC</sub> = 5.0V	50	15		ns	ĺ
	V <sub>CC</sub> = 10V	25	5		ns	1
		L				

### ac electrical characteristics (con't)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Write Enable Pulse Width (twe)	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	300 150	160 70		ns ns	
CE <sub>3</sub> Pulse Widths (t <sub>CE</sub> )	V <sub>CC</sub> = 5.0V V <sub>CC</sub> = 10V	400 160	200 80		ns ns	
Input Capacity (CiN)	Any Input (Note 2)		5.0		pF	
Output Capacity in TRI-STATE (COUT)	(Note 2)		9.0		ρF	
Power Dissipation Capacity (Cpd)	(Note 3)		400		pF	


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C<sub>pd</sub> determines the no load ac power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

### switching time waveforms







## **CMOS RAMs**

# MM54C910/MM74C910 256-bit TRI-STATE® random access read/write memory

### general description

The MM54C910/MM74C910 is a 64 word by 4 bit random access memory. Inputs consist of six address lines, four data input lines, a write enable, and a memory enable line. The six address lines are internally decoded to select one of 64 word locations. An internal address register, latches the address information on the positive to negative transition of memory enable. The TRI-STATE outputs allow for easy memory expansion.

Address Operation: Address inputs must be stable  $(t_{SA})$  prior to the positive to negative transition of  $\overline{\text{memory}}$  enable, and  $(t_{HA})$  after the positive to negative transition of  $\overline{\text{memory}}$  enable. The address register holds the information and stable address inputs are not needed at any other time.

Write Operation: Data is written into memory at the selected address if write enable goes low while memory enable is low. Write enable must be held low for  $t_{\overline{WE}}$  and data must remain stable  $t_{HD}$  after write enable returns high.

Read Operation: Data is nondestructively read from a memory location by an address operation with write enable held high.

Outputs are in the TRI-STATE (Hi-Z) condition when the device is writing or disabled.

#### features

Supply voltage range

3V to 5.5V

High noise immunity

 $0.45~\mathrm{V_{CC}}$  typ

■ TTL compatible fan out

1 TTL load

■ Input address register

250 nW/package typ (chip enabled or disabled)

Low power consumption

Seriablea of allablea,


■ Fast access time


 $250\;\text{ns}$  typ at 5V


■ TRI-STATE outputs

High voltage inputs

logic and connection diagrams







Order Number MM54C910D or MM74C910D See Package 4 Order Number MM74C910N See Package 16

### absolute maximum ratings (Note 1)

### operating conditions

Voltage At Any Output Pin		-0.3V to V <sub>CC</sub> +0.3V	0 1 2 2 2	MIN	MAX	UNITS	
Voltage At Any Input Pin Package Dissipation Operating VCC Range		-0.3V to +15V 500 mW 3.0V to 5.5V	Supply Voltage (V <sub>CC</sub> ) MM54C910 MM74C910	4.5 4.75	5.5 5.25	V	
Standby V <sub>CC</sub> Range Absolute Maximum V <sub>CC</sub> Lead Temperature (Soldering,	10 seconds)	1.5V to 5.5V 6.0V 300°C	Temperature (T <sub>A</sub> ) MM54C910 MM74C910	-55 -40	+125 +85	°C °C	

### dc electrical characteristics MM54C910/MM74C910

(Min/max limits apply across the temperature and power supply range indicated).

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>IN(1)</sub>	Logical "1" Input Voltage	Full Range	V <sub>CC</sub> -1.5			V
V <sub>IN(0)</sub>	Logical "0" Input Voltage	Full Range			0.8	V
I <sub>IN(1).</sub>	Logical "1" Input Current	$V_{IN} = 15V$ $V_{IN} = 5V$	•	0.005 0.005	2 1	μ <b>Α</b> μ <b>Α</b>
I <sub>IN</sub> (0)	Logical "0" Input Current	V <sub>IN</sub> = 0V	-1	-0.005		μΑ
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$I_{O} = -150\mu A$ $I_{O} = -400\mu A$	V <sub>CC</sub> -0.5 2.4			<b>v v</b>
V <sub>OUT(0)</sub>	Logical ''0'' Output Voltage	I <sub>O</sub> = 1.6 mA			0.4	v.
	Output Current in High Impedence State	$V_O = 5V$ $V_O = 0V$	-1	0.005 -0.005	.1	μ <b>Α</b> μ <b>Α</b>
I <sub>cc</sub>	Supply Current	V <sub>CC</sub> = 5V		0.05	300	μΑ

### ac electrical characteristics MM54C910/MM74C910

 $T_A = 25^{\circ}C, V_{CC} = 5V, C_L = 50 pF$ 

		PARAMETER		MIN	TYP	MAX	UNITS
	t <sub>ACC</sub>	Access Time from Address			250	500	ns
	t <sub>PD</sub>	Propagation Delay from ME			. 180	360	ns
	t <sub>SA</sub>	Address Input Set-Up Time		140	70		ns
	t <sub>HA</sub>	Address Input Hold Time		20	10		ns
1	t <sub>ME</sub>	Memory Enable Pulse Width		200	100		ns .
	t <sub>ME</sub>	Memory Enable Pulse Width	٠	400	200		ns
	t <sub>SD</sub>	Data Input Set-Up Time		0			ns
	t <sub>HD</sub>	Data Input Hold Time		30	15		ns
	twe	Write Enable Pulse Width		140	70		ns
	t <sub>1H</sub> , t <sub>OH</sub>	Delay to TRI-STATE (Note 4)			100	200	ns
-	CAPACITAN	CE					
	C <sub>IN</sub>	Input Capacity Any Input (Note 2)			5		pF
	COUT	Output Capacity  Any Output (Note 2)			9	* . *	pF
	C <sub>PD</sub>	Power Dissipation Capacity (Note 3)			350		pF

### ac electrical characteristics (con't)

 $C_L = 50 pF$ 

	PARAMETER	MM54C910 T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = 4.5V to 5.5V		MM74C910 $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{CC} = 4.75V \text{ to } 5.25V$		UNITS
		MIN	MAX	MIN	MAX	
tacc	Access Time from Address		860		700	ns
t <sub>PD1</sub> , t <sub>PD0</sub>	Propagation Delay from ME		660		540	ns
t <sub>SA</sub>	Address Input Set-Up Time	200		160		ns
t <sub>HA</sub>	Address Input Hold Time	20		20		ns
t <sub>ME</sub>	Memory Enable Pulse Width	280		260		ns
tME	Memory Enable Pulse Width	750		600		ns
t <sub>SD</sub>	Data Input Set-Up Time	. 0		0		ns
t <sub>HD</sub>	Data Input Hold Time	50		50		ns
twe	Write Enable Pulse Width	200		180		ns
t <sub>1H</sub> , t <sub>0H</sub>	Delay to TRI-STATE (Note 4)		200		200	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.

Note 3: Cpd determines the no load ac power consumption for any CMOS device. For complete explanation see 54C/74C Family Characteristics application note, AN-90.

Note 4: See ac test circuit for t1H, t0H.


## typical performance characteristics


### truth table




ME	WE	OPERATION	OUTPUTS
L	L	Write	TRI-STATE
L	Н	Read	Data
Н	L	Inhibit, Store	TRI-STATE
Н	Н	Inhibit, Store	TRI-STATE

#### ac test circuits





t<sub>1H</sub>



All Other AC Tests

# switching time waveforms Read Cycle (See Note 1) Write Cycle (See Note 1) MEMORY ADDRESS INPUT ADDRESS BATA INPUT TRISTATE CONDITION Read Modify Write Cycle (See Note 1) <sup>t</sup>0H ME MEMORY TRI-STATE DATA OUT ADDRESS LATCHED ADDRESS 0.1 V<sub>CC</sub> DATA DUT TRI STATE CONDITION t<sub>1H</sub> DATA Note 1: MEMORY ENABLE must be b Note 2: t<sub>r</sub> = t<sub>t</sub> = 20 ns for all inputs.



## **CMOS RAMs**

## MM54C920/MM74C920, MM54C921/MM74C921 1024-Bit Static Silicon Gate CMOS RAMs

### **General Description**

The MM54C920/MM74C920 256 x 4 random access read/write memory is manufactured using silicon gate CMOS technology. Data output is the same polarity as data input. Internal latches store address inputs. CES and data output. This RAM is specifically designed to operate from standard 54/74 TTL power supplies. All inputs and outputs are TTL compatible.

The MM54C921/MM74C921 is identical to the MM54C920/MM74C920, except data inputs are internally connected to data outputs; the number of package leads thereby is reduced to 18.

Complete address decoding as well as 2-chip select functions, CEL and CES, and TRI-STATE® outputs allow easy expansion with a minimum of external components. Versatility plus high speed and low power make

these RAMs ideal elements for use in microprocessor, minicomputer as well as main frame memory applications.


#### **Features**

- 256 x 4-bit organization
  - Access time 250 ns max MM74C920, MM74C921 275 ns max MM54C920, MM54C921


300 ns max MM74C920-1, MM74C921-3

- TRI-STATE outputs
- Low power
- On-chip registers
- Single 5V supply
- Data retained with V<sub>CC</sub> as low as 2V

### **Connection Diagrams**



### **Logic Symbols**



### **Ordering Information**

	MILITARY	COMMERCIAL	PACKAGE*
MM54C920, MM54C921	×		J, D
MM74C920, MM74C921		· <b>X</b>	N, J, D
MM74C920-1, MM74C921-3		х	N, J, D

<sup>\*</sup>J and N package available mid-1977

#### **Absolute Maximum Ratings Operating Conditions** UNITS MAX Supply Voltage, V<sub>CC</sub> Supply Voltage (VCC) -0.3V to V<sub>CC</sub> + 0.3V Voltage at Any Pin MM54C920, MM54C921 4.5 5.5 v Storage Temperature Range -65°C to +150°C MM74C920. MM74C921 4.5 5.5 v **Power Dissipation** MM74C920-1, MM74C921-3 4.75 ٧ 300°C Lead Temperature (Soldering, 10 seconds) Ambient Temperature (TA) MM54C920, MM54C921 -55 +125 °C o° O° MM74C920, MM74C921 -40 +85 MM74C920-1, MM74C921-3 +70

### DC Electrical Characteristics (Note 2)

	PARAMETER	CONDITIONS	MM54 MM54	IC920, IC921	MM74 MM74	C920, C921	MM740 MM740		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	1
VIH	Logical "1" Input Voltage		V <sub>CC</sub> -2.0	VCC	V <sub>CC</sub> -2.0	VCC	V <sub>CC</sub> -1.5	Vcc	V
VIL	Logical "0" Input Voltage		0	0.8	0	0.8	0	0.8	V
V <sub>OH1</sub>	Logical "1" Output Voltage	IOH = -1 mA	2.4		2.4		2.4		V
V <sub>OH2</sub>	Logical "1" Output Voltage	I <sub>OUT</sub> = 0	V <sub>CC</sub> -0.01		V <sub>CC</sub> -0.01		V <sub>CC</sub> -0.01		V
VOL1	Logical "0" Output Voltage	IOL = 2 mA		0.4		0.4		0.4	V
V <sub>OL2</sub>	Logical "0" Output Voltage	IOUT = 0		0.01		0.01		0.01	V
IIL .	Input Leakage	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1.0	1.0	-1.0	1.0	-1.0	1.0	μΑ
lo	Output Leakage	$\frac{\text{OV} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}}{\text{CEL}} = \text{V}_{\text{CC}}$	-1.0	1.0	-1.0	1.0	-1.0	1.0	μΑ
Icc	Supply Current	V <sub>IN</sub> = V <sub>CC</sub> , V <sub>O</sub> = 0V		10		10		100	μΑ
VDP	V <sub>CC</sub> for Data Retention	CEL = VCC	2.0		2.0		2.0		V
IDR	ICC for Data Retention	CEL = V <sub>CC</sub> = 2V, Typical at 25°C		0.01		0.01		0.1	μА

### Capacitance (Note 3)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CIN	Input Capacitance	$V_{IN} = 0V$ , f = 1 MHz, $T_A = 25^{\circ}C$		4	7	pF
CO	Output Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		6	9	pF
CI/O	Data Input/Output Capacitance	MM54C921/MM74C921 Only		8	12	pF

Note 1: "Absolute Maximum Ratings" are those values above which the device may be permanently damaged. They do not mean the device may be operated at these values.

Note 2: These limits apply over the entire operating range specified in the "Operating Conditions" unless otherwise stated.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: These limits apply over the operating range specified in the "Operating Conditions" with trace = trace = 5 ns, load = 1 TTL gate + 50 pF.

### AC Electrical Characteristics (Note 4)

	PARAMETER		MM54C920, MM54C921		MM74C920, MM74C921		C920—3 C921—3	UNITS
	41.0	MIN	MAX	MIN	MAX	MIN	MAX	
tC	Cycle Time	290		255		330		ns
tACC	Access Time From Address		275		250		325	ns
tACS	Access Time From Strobe		250		225		300	ns
tAS	Address Set-Up Time	25		25		25		ns
tAH	Address Hold Time	25		25		25	·	ns
tOE	Output Enable Time		150		130		130	ns
tOD	Output Disable Time		150		130		130	ns
tST	ST Pulse Width (Negative)	150		130		165		ns
tsT	ST Pulse Width (Positive)	140		125		125		ns
twp	Write Pulse Width (Negative)	150		130		165		ns
tDS	Data Set-Up Time	100		90		90	,	ns
tDH	Data Hold Time	60	. :	60		60		ns

### **Functional Description**

The functional description will reference the logic diagram of the MM54C920/MM74C920 shown in Figure 1. Input addresses and CES are clocked into the input latches by the falling edge of STROBE. Input set-up and hold times must be observed on these signals (see timing diagrams). The true and complement address information is fed to the row and column decoders which access the selected 4-bit memory word.

The addressed word (4 bits) is fed to 4 sense amplifiers through the column decoders. The information from the sense amplifiers is latched into the output register when STROBE rises. The register drives the TRI-STATE output buffers,

Chip select inputs, CEL and CES, have identical functions except that CES (Chip Enable Stored) is clocked into a latch on the falling edge of STROBE; CEL (Chip Enable Level) is not.

The outputs are in a high impedance state when the chip is not selected (CES or CEL high) or when writing (WE low). Note that the information stored in the output latches will be changed whenever STROBE falls, regardless of the lofic states of WE, CEL or CES.

The timing diagrams in *Figures 2, 3 and 4* define the read, write, and output enable/disable parameters respectively.

#### Reduced-Voltage Operation

These memories will retain data with reduced  $V_{CC}$  and hence are useful for battery-backup data storage. Certain precautions must be observed as  $V_{CC}$  is reduced: (1) input voltages must remain between the  $V_{CC}$  and ground of the RAM or supply latch-up can occur, (2) WRITE mode must be avoided, (3) during power-up of  $V_{CC}$ ,  $\overline{ST}$  logic state must be maintained (either GND or  $V_{CC}$ ) while address control lines stabilize.

### **Truth Table**

ST	CES*	CEL	WE	DI*	FUNCTION
Х	Х	1	×	×	Output in Hi-Z state
0	1	Х	Х	Х	Output in Hi-Z state
X	х	X	0	Х	Output in Hi-Z state
0	0	0	0	0	Write "0", output in Hi-Z state
0	0	0	0	1	Write "1", output in Hi-Z state
0	0	0	1	×	Read data, output enabled

<sup>\*</sup>Set-up and hold times must be met X = don't care

## Logic Diagram\*





FIGURE 1. MM54C920/MM74C920

<sup>\*</sup>The logic diagram for the MM54C921/MM74C921 is identical to this except that data inputs (DI1-DI4) are connected to data outputs (DO1-DO4).

## **Switching Time Waveforms**








FIGURE 2. Read Cycle (WE = VIH)

FIGURE 3. Write Cycle










FIGURE 4. Output Enable Disable


## **Typical Performance Characteristics**









Data In Hold Time vs Ambient Temperature




Address Hold Time vs Ambient Temperature




## Access Time vs Power Supply Voltage




Data-In Setup Time vs Ambient Temperature




Minimum ST Pulse Width (Positive) vs Ambient Temperature





Address Setup Time vs Ambient Temperature




## Typical Performance Characteristics (Continued)









#### Output Sink Current vs Output Voltage



#### Minimum ST Pulse Width (Negative) vs Ambient Temperature



#### Output Source Current vs Output Voltage





Test Limit MM54C920, MM54C921



Test Limit MM74C920, MM74C921



# **CMOS RAMs**

## MM54C929/MM74C929, MM54C930/MM74C930 1024-Bit Static Silicon Gate CMOS RAMs

### **General Description**

The MM54C929/MM74C929 and the MM54C930/ MM74C930 1024 x 1 random access read/write memories are manufactured using silicon gate CMOS technology. These RAMs are specifically designed to operate from standard 54/74 TTL power supplies; all inputs and outputs are TTL compatible. Data output is the same polarity as data input. Internal latches store the address inputs and data output. Chip select input CS1 serves as a chip strobe, controlling address and data latching. The Data-In and Data-Out terminals can be tied together for common I/O applications. Complete address decoding. 3-chip select functions (MM54C930/MM74C930) and TRI-STATE® output allow easy memory expansion and organization. The MM54C929/MM74C929 differs from the MM54C930/MM74C930 only in that CS1, CS2 and CS3 are internally connected together, providing a single chip-select input CS.

Versatility, high speed, and low power make these RAMs ideal elements for use in many microprocessor minicomputer and main frame memory applications.


#### **Features**

- Fast access—250 ns max
- TRI-STATE outputs
- Low power—10 µA max standby
- On-chip registers
  - Single 5V supply
- Inputs and output TTL compatible
- Data retained with VCC as low as 2V
- Can be operated common I/O

### **Functional Description**


Address inputs are clocked into the input latches by the falling edge of chip strobe  $\overline{CS1}$ ; set-up and hold times must be observed on these input signals (see timing diagram). The true and complement address information is fed to the row and column decoders which select one of the 1024-bit locations. The addressed bit is fed, via a sense amplifier, to the output register and TRI-STATE buffer. The information is latched into the output register on the rising edge of chip strobe  $\overline{CS1}$ . The output is in a high impedance state when the chip is not selected  $(\overline{CS2}$  or  $\overline{CS3}$  high) or when writing  $(\overline{WE}$  low). Output buffer control is independent of chip strobe  $\overline{CS1}$ .

### **Block and Connection Diagrams**



Order Number MM54C929D or MM74C929D See Package 3A Order Number MM74C929N See Package 15

See Package 15
Order Number MM54C930D or MM74C930D
See Package 4
Order Number MM74C930N
See Package 16



### **Absolute Maximum Ratings**

Supply Voltage, V<sub>CC</sub>
Voltage at Any Pin
Storage Temperature Range
Operating Temperature Range
MM54C929, MM54C930
MM74C929, MM74C930
MM74C929-3, MM74C930-3

-0.3V to V<sub>CC</sub> + 0.3V -65°C to +150°C

> -55°C to +125°C -40°C to +85°C 0°C to +70°C

## DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ , $T_A = Operating Range$ , unless otherwise noted

			MM54	C929,	MM74C9	29,	MM74C9	929-3,	
SYMBOL	PARAMETER	CONDITIONS	MM54	C930	MM74C9	30	MM74C9	30-3	UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	
VIH	Logical "1" Input Voltage		V <sub>CC</sub> -2.0	Vcc	V <sub>CC</sub> -2.0	vcc	V <sub>CC</sub> -2.0	Vcc	٧
VIL	Logical "0" Input Voltage		0	0.8	. 0	0.8	0	0.8	٧
V <sub>OH1</sub>	Logical "1" Output Voltage	I <sub>OH</sub> = 1 mA	2.4		2.4		2.4		٧
VOH2	Logical "1" Output Voltage	1 <sub>OUT</sub> = 0	V <sub>CC</sub> -0.01		V <sub>CC</sub> -0.1		V <sub>CC</sub> -0.1		٧
VOL1	Logical "0" Output Voltage	I <sub>OL</sub> = 2.0 mA		0.4		0.4		0.4	٧
V <sub>OL2</sub>	Logical "0" Output Voltage	IOUT = 0		0.01		0.01		0.01	· V
- կը	Input Leakage	0V ≤ VIN ≤ VCC	-1.0	1.0	-1.0	1.0	-1.0	1.0	μΑ
10	Output Leakage	$0V \le V_O \le V_{CC}$ , $\overline{CEL} = V_{CC}$	-1.0	1.0	-1.0	1.0	-1.0	1.0	μΑ
Icc	Supply Leakage Current	$V_{IN} = V_{CC}$ , $V_O = 0V$		20		10		100	μΑ
VDR	V <sub>CC</sub> for Data Retention	(Note 2)	2.0		2.0	1	2.0		V
IDR	ICC for Data Retention	V <sub>CC</sub> = 2V, (Note 2)							μΑ

Note 1:  $V_{CC} = 5V \pm 5\%$ .

Note 2:  $\overline{CS2}$  or  $\overline{CS3}$  or  $\overline{CS} = V_{CC} - 2V$  or = 2V, whichever is greater.

### AC Electrical Characteristics V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = Operating Range

TTL Interface (VIH = VCC - 2V, VIL = 0.8V, Input tRISE = tFALL = 5 ns, Load = 1 TTL Gate + 50 pF) MM74C929-3. MM54C929, MM74C929, SYMBOL **PARAMETER** MM54C930 MM74C930 MM74C930-3 UNITS MIN MAX MIN MAX MIN MAX Cycle Time 290 255 330 tC Access Time From Address 265 240 315 tACC ns Access Time From CS, CS1 250 225 300 tACS,tACS1 ns 15 tAS Address Set-Up Time 15 15 ns Address Hold Time 50 50 50 ns tAH 130 Output Enable Time 150 130 ns tOE. Output Disable Time 150 130 130 tOD ns CS, CS1 Pulse Width (Negative) 130 165 tCS,tCS1 150 ns (Note 3) CS. CS1 Pulse Width (Positive) 140 125 165 tCS,tCS1 ns Write Pulse Width (Negative) 150 130 165 tWP 140 140 Data Set-Up Time, (Note 4) 150 tDS ns Data Hold Time, (Note 4) 0 ns †DH

Note 3: Greater than minimum  $\overline{\text{CS}}$  pulse width must be used when reading data from the MM54C929/MM74C929 to ensure that output TRI-STATING does not occur before data becomes valid. Writing has no such limitation.

Note 4: t<sub>DS</sub> and t<sub>DH</sub> are referenced to the low-to-high transition of  $\overline{\text{CS1}}$  or  $\overline{\text{CS2}}$  or  $\overline{\text{CS3}}$  or  $\overline{\text{WE}}$ ,whichever switches first, for the MM54C930/MM74C930 and are referenced to the  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  low-to-high transition, whichever switches first, for the MM54C929/MM74C929.

## Capacitance (Note 5)

- 7	SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
2.7	CIN	Input Capacitance	V <sub>IN</sub> = 0, f = 1 MHz, T <sub>A</sub> = 25°C	4	7	pF
	co	Output Capacitance	V <sub>IN</sub> = 0, f = 1 MHz, T <sub>A</sub> = 25°C	6	9	pF
	$\overline{c}_{CS}$	Chip Select Capacitance	MM54C929/MM74C929, MM74C929-3	8	12	pF

Note 5: Capacitance maximum is guaranteed by periodic testing.

### **Truth Tables**

#### MM54C929/MM74C929


CS	WE	DI	FUNCTION
1	×	X	Output in Hi-Z State
X	0	Х	Output in Hi-Z State
0	0	0	Write "0," Output in Hi-Z State
0	0	1	Write "1," Output in Hi-Z State
0	1	Х	Read Data, Output Enabled

X = Don't care

#### MM54C930/MM74C930

I	CS1	CS2	CS3	WE	DI	FUNCTION
I	Х	1	Х	Х	х	Output in Hi-Z State
I	X	×	1	×	×	Output in Hi-Z State
ı	X	x	×	0	×	Output in Hi-Z State
I	0	. 0	0	0	0	Write "0," Output in Hi-Z State
١	0	0	0	0	1	Write "1," Output in Hi-Z State
ı	0	0	0	1	×	Read Data, Output Enabled

## **Switching Time Waveforms**



<sup>\*</sup>Greater than minimum, CSI pulse width must be used when reading data from the MM54C929/MM74C929 to ensure that output TRI-STATING does not occur before data becomes valid. Writing has no such limitation.

#### MM54C929/MM74C929






FIGURE 2. Read Cycle (WE = VIH)

3-21





ca

rit (

es

are gran r to

in c

rent

ligi

e w

f ir

϶lγ

d 1

ctic

gr

am

Ad Ch

Dε

A)

se

am

MM1702A

## absolute maximum ratings (Note 1)

Ambient Temperature	$0^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature	−65°C to +125°C
Power Dissipation	2W
Read Operation	
Input Voltages and Supply Voltages with	+0.5V to -20V
Respect to V <sub>CC</sub>	
Program Operation	
Input Voltages and Supply Voltages with	-48V
Respect to V <sub>CC</sub>	
Lead Temperature (Soldering, 10 seconds)	300°C

### read operation dc characteristics

 $\rm T_A$  = 0°C to +70°C, V\_{CC} = +5V ±5%, V  $_{DD}$  = -9V ±5%, V  $_{GG}$  = -9V ±5%, ur voltages and T  $_A$  = 25°C. (Note 2)

		T
	PARAMETER	CONDITIONS
ILI	Address and Chip Select Input Load Current	V <sub>IN</sub> = 0.0V
ILO	Output Leakage Current	$V_{OUT} = 0.0V$ , $\overline{CS} = V_{CC} - 2$
I <sub>DDO</sub>	Power Supply Current	$V_{GG} = V_{CC}$ , $\overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{ mA}$ , $T_A = 25^{\circ}\text{C}$ , (Note 2)
1001	Power Supply Current	$\overline{CS} = V_{CC} - 2$ , $I_{OL} = 0.0 \text{ mA}$ , $I_{A} = 25^{\circ} \text{C}$
I <sub>DD2</sub>	Power Supply Current	$\overline{\text{CS}} = 0.0, I_{\text{OL}} = 0.0 \text{ mA}, T_{\text{A}} = 25^{\circ}\text{C}$
I <sub>DD3</sub>	Power Supply Current	$\overline{CS} = V_{CC} - 2$ , $I_{OL} = 0.0 \text{ mA}$ , $I_{A} = 0^{\circ}C$
I <sub>CF1</sub>	Output Clamp Current	$V_{OUT} = -1.0V, T_A = 0^{\circ}C$
I <sub>CF2</sub>	Output Clamp Current	$V_{OUT} = -1.0, T_A = 25^{\circ}C$
I <sub>GG</sub>	Gate Supply Current	
V <sub>IL1</sub>	Input Low Voltage for TTL Interface	
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	
V <sub>IH</sub>	Address and Chip Select Input High Voltage	
I <sub>OL</sub>	Output Sink Current	V <sub>OUT</sub> = 0.45V
I <sub>OH</sub>	Output Source Current	V <sub>OUT</sub> = 0.0V
VoL	Output Low Voltage	I <sub>OL</sub> = 1.6 mA
V <sub>0H</sub>	Output High Voltage	I <sub>OH</sub> = -100μA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause per and functional operation of the device at these or at any other condition above thos not implied. Exposure to Absolute Maximum Rating conditions for extended period Note 2: Power-Down Option: V<sub>GG</sub> may be clocked to reduce power dissipation. TI on the V<sub>GG</sub> duty cycle (see typical characteristics). For this option, please specify MM



# **CMOS RAMs**

## MM54C929/MM74C929, MM54C930/MM74C930 1024-Bit Static Silicon Gate CMOS RAMs

### **General Description**

The MM54C929/MM74C929 and the MM54C930/ MM74C930 1024 x 1 random access read/write memories are manufactured using silicon gate CMOS technology. These RAMs are specifically designed to operate from standard 54/74 TTL power supplies; all inputs and outputs are TTL compatible. Data output is the same polarity as data input. Internal latches store the address inputs and data output. Chip select input CS1 serves as a chip strobe, controlling address and data latching. The Data-In and Data-Out terminals can be tied together for common I/O applications. Complete address decoding. 3-chip select functions (MM54C930/MM74C930) and TRI-STATE® output allow easy memory expansion and organization. The MM54C929/MM74C929 differs from the MM54C930/MM74C930 only in that CS1, CS2 and CS3 are internally connected together, providing a single chip-select input CS.

Versatility, high speed, and low power make these RAMs ideal elements for use in many microprocessor minicomputer and main frame memory applications.


#### **Features**


- Fast access—250 ns max
- TRI-STATE outputs
- Low power-10 µA max standby
- On-chip registers
  - Single 5V supply
- Inputs and output TTL compatible
- Data retained with VCC as low as 2V
- Can be operated common I/O

### **Functional Description**

Address inputs are clocked into the input latches by the falling edge of chip strobe  $\overline{CS1}$ ; set-up and hold times must be observed on these input signals (see timing diagram). The true and complement address information is fed to the row and column decoders which select one of the 1024-bit locations. The addressed bit is fed, via a sense amplifier, to the output register and TRI-STATE buffer. The information is latched into the output register on the rising edge of chip strobe  $\overline{CS1}$ . The output is in a high impedance state when the chip is not selected ( $\overline{CS2}$  or  $\overline{CS3}$  high) or when writing ( $\overline{WE}$  low). Output buffer control is independent of chip strobe  $\overline{CS1}$ .


### **Block and Connection Diagrams**





Order Number MM54C929D or MM74C929D See Package 3A Order Number MM74C929N See Package 15

Order Number MM54C930D or MM74C930D See Package 4 Order Number MM74C930N See Package 16



### **Absolute Maximum Ratings**

Supply Voltage, V<sub>CC</sub>
Voltage at Any Pin
Storage Temperature Range
Operating Temperature Range
MM54C929, MM54C930
MM74C929.

-0.3V to V<sub>CC</sub> + 0.3V -65°C to +150°C

## DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ , $T_A = Operating Range$ , unless otherwise noted

SYMBOL PARAMETER		CONDITIONS	MM54C929, MM54C930		MM74C929, MM74C930		MM74C929-3, MM74C930-3		UNITS	
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	
VIH	Logical "1" Input Voltage		V <sub>CC</sub> 2.0	Vcc	V <sub>CC</sub> -2.0	Vcc	V <sub>CC</sub> -2.0	Vcc	V	
VIL	Logical "0" Input Voltage		0	0.8	0	0.8	0	8.0	V	
Voн1	Logical "1" Output Voltage	IOH = 1 mA	2.4		2.4		2.4		V	
VOH2	Logical "1" Output Voltage	I <sub>OUT</sub> = 0	V <sub>CC</sub> -0.01		V <sub>CC</sub> -0.1		V <sub>CC</sub> -0.1		V	
VOL1	Logical "0" Output Voltage	I <sub>OL</sub> = 2.0 mA		0.4		0.4		0.4	٧	
V <sub>OL2</sub>	Logical "0" Output Voltage	IOUT = 0		0.01		0.01	·	0.01	· v	
IIL	Input Leakage	$0V \le V_{IN} \le V_{CC}$	-1.0	1.0	-1.0	1.0	-1.0	1.0	μΑ	
IO .	Output Leakage	$0V \le V_O \le V_{CC}$ , $\overline{CEL} = V_{CC}$	~1.0	1.0	-1.0	1.0	-1.0	1.0	μΑ	
ICC	Supply Leakage Current	VIN = VCC, VO = 0V		20		10		100	μΑ	
VDR	V <sub>CC</sub> for Data Retention	(Note 2)	2.0		2.0		2.0		V	
IDR	ICC for Data Retention	V <sub>CC</sub> = 2V, (Note 2)							μΑ	

Note 1:  $V_{CC} = 5V \pm 5\%$ .

Note 2:  $\overline{CS2}$  or  $\overline{CS3}$  or  $\overline{CS}$  =  $V_{CC}$  – 2V or = 2V, whichever is greater.

### AC Electrical Characteristics V<sub>CC</sub> = 5V ±10%, T<sub>A</sub> = Operating Range

TTL Interface (V<sub>IH</sub> = V<sub>CC</sub> - 2V, V<sub>IL</sub> = 0.8V, Input t<sub>RISE</sub> = t<sub>FALL</sub> = 5 ns, Load = 1 TTL Gate + 50 pF)

SYMBOL	PARAMETER	MM54C929, MM54C930		MM74C929, MM74C930		MM74C929-3, MM74C930-3		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	1
tC	Cycle Time	290		255		330		ns
tACC	Access Time From Address		265		240		315	ns
tACS,tACS1	Access Time From CS, CS1		250		225		300	ns
tAS	Address Set-Up Time	15		15		15		ns
<sup>t</sup> AH	Address Hold Time	50		50		50		ns
tOE	Output Enable Time		150		130		130	ns
tOD	Output Disable Time		150		130		130	ns
tCS,tCS1 (Note 3)	CS, CS1 Pulse Width (Negative)	150		130		165		ns
tCS,tCS1	CS, CS1 Pulse Width (Positive)	140		125	-	165		ns
twp	Write Pulse Width (Negative)	150		130		165		ns
tDS	Data Set-Up Time, (Note 4)	150		140		140		ns
tDH	Data Hold Time, (Note 4)	0		0		0		ns

Note 3: Greater than minimum  $\overline{CS}$  pulse width must be used when reading data from the MM54C929/MM74C929 to ensure that output TRI-STATING does not occur before data becomes valid. Writing has no such limitation.

Note 4: tps and tpH are referenced to the low-to-high transition of  $\overline{\text{CS1}}$  or  $\overline{\text{CS2}}$  or  $\overline{\text{CS3}}$  or  $\overline{\text{WE}}$ ,whichever switches first, for the MM54C930/MM74C930 and are referenced to the  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  low-to-high transition, whichever switches first, for the MM54C929/MM74C929.

# 3

## Capacitance (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
CIN	Input Capacitance	V <sub>IN</sub> = 0, f = 1 MHz, T <sub>A</sub> = 25°C	4	7	pF
co	Output Capacitance	V <sub>IN</sub> = 0, f = 1 MHz, T <sub>A</sub> = 25°C	6	9	pF
$\overline{c}_{CS}$	Chip Select Capacitance	MM54C929/MM74C929, MM74C929-3	8	12	pF

Note 5: Capacitance maximum is guaranteed by periodic testing.

### **Truth Tables**

#### MM54C929/MM74C929


CS	WE	DI	FUNCTION
1	Х	Х	Output in Hi-Z State
×	0	Х	Output in Hi-Z State
0	0	0	Write "0," Output in Hi-Z State
0	0	1	Write "1," Output in Hi-Z State
0	1	х	Read Data, Output Enabled

X = Don't care

#### MM54C930/MM74C930

CS1	CS2	CS3	WE	DI	FUNCTION
×	1	х	х	х	Output in Hi-Z State
X	×	1	×	×	Output in Hi-Z State
×	X	X	0	×	Output in Hi-Z State
0	0	0	0	0	Write "0," Output in Hi-Z State
0	0	0	0	1	Write "1," Output in Hi-Z State
0	0	0	1	×	Read Data, Output Enabled

### **Switching Time Waveforms**



<sup>\*</sup>Greater than minimum, CSI pulse width must be used when reading data from the MM54C929/MM74C929 to ensure that output TRI-STATING does not occur before data becomes valid. Writing has no such limitation.

#### MM54C929/MM74C929








FIGURE 2. Read Cycle (WE = VIH)






## Typical Performance Characteristics (Continued)







general description

# MM1702A 2048-bit electrically programmable ROM

The MM1702A is a 256 word by 8-bit electrically programmable ROM ideally suited for uses where fast turn-around and pattern experimentation are important. The MM1702A undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.

The MM1702AQ is packaged in a 24-pin dual-in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. The MM1702AD is packaged in a 24-pin dual-in-line package with a metal lid and is not erasable.

The circuitry of the MM1702A is entirely static; no clocks are required.

A pin-for-pin metal mask programmed ROM, the MM1302 is ideal for large volume production runs of systems initially using the MM1702A.


The MM1702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

MOS EPROMS


#### features

- Fast programming—30 seconds for all 2048 bits
- All 2048 bits guaranteed programmable—100% factory tested
- Fully decoded, 256 x 8 organization
- Static MOS-no clocks required
- Inputs and outputs DTL and TTL compatible
- TRI-STATE® output-OR-tie capability
- Simple memory expansion-chip select input lead
- Direct replacement for the Intel 1702A

### block and connection diagrams



### Dual-In-Line Package



Order Number MM1702AD See Package 6 Order Number MM1702AQ See Package 21

#### Pin Names

A0-A7	Address Inputs
<u>cs</u>	Chip Select Input
Dout 1 - Dout 8	Data Outputs

#### Pin Connections\*

MODE/PIN	12	13	14	15	16	22	23
	(V <sub>CC</sub> )	(PROGRAM)	( <del>CS</del> )	(V <sub>BB</sub> )	(V <sub>GG</sub> )	(V <sub>CC</sub> )	(V <sub>CC</sub> )
Read	V <sub>CC</sub>	V <sub>CC</sub>	GND	V <sub>CC</sub>	V <sub>GG</sub>	V <sub>CC</sub>	V <sub>CC</sub>
Programming	GND	Program Pulse	GND	V <sub>BB</sub>	Pulsed V <sub>GG</sub> (V <sub>IL4P</sub> )	GND	GND

<sup>\*</sup>The external lead connections to the MM1702A differ, depending on whether the device is being programmed or used in read mode. (See following table.) In the programming mode, the data inputs 1-8 are pins 4-11 respectively.

### absolute maximum ratings (Note 1)

Ambient Temperature 0°C to +70°C
Storage Temperature -65°C to +125°C
Power Dissipation 2W
Read Operation
Input Voltages and Supply Voltages with Respect to V<sub>CC</sub>
Program Operation
Input Voltages and Supply Voltages with -48V

Respect to V<sub>CC</sub>
Lead Temperature (Soldering, 10 seconds) 300°C

### read operation dc characteristics

 $T_A = 0^{\circ}$ C to +70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$ , unless otherwise noted. Typical values are at nominal voltages and  $T_A = 25^{\circ}$ C. (Note 2)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I <sub>L1</sub> Address and Chip Select Input Load Current		V <sub>IN</sub> = 0.0V			1	μΑ
ILO	Output Leakage Current	$V_{OUT} = 0.0V$ , $\overline{CS} = V_{CC} - 2$			1	μΑ
I <sub>DDO</sub>	Power Supply Current	$V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{ mA}, T_A = 25^{\circ}\text{C},$ (Note 2)		5	10	mA
I <sub>DD1</sub>	Power Supply Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 2, \text{I}_{\text{OL}} = 0.0 \text{ mA},$ $\text{T}_{\text{A}} = 25^{\circ} \text{C}$	*	35	50	mA
$I_{DD2}$	Power Supply Current	$\overline{\text{CS}} = 0.0, I_{\text{OL}} = 0.0 \text{ mA}, T_{\text{A}} = 25^{\circ}\text{C}$		32	46	mA
I <sub>DD3</sub>	Power Supply Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 2, \text{I}_{\text{OL}} = 0.0 \text{ mA},$ $\text{T}_{\text{A}} = 0^{\circ}\text{C}$		38.5	60	mA
I <sub>CF1</sub>	Output Clamp Current	$V_{OUT} = -1.0V, T_A = 0^{\circ}C$		8	14	mA
I <sub>CF2</sub>	Output Clamp Current	$V_{OUT} = -1.0, T_A = 25^{\circ}C$			13	mA
$I_{GG}$	Gate Supply Current		,		1	μΑ
V <sub>IL1</sub>	Input Low Voltage for TTL Interface		-1.0		V <sub>cc</sub> -4.1	V
V <sub>IL2</sub>	Input Low Voltage for MOS Interface	**************************************	V <sub>DD</sub>		V <sub>cc</sub> -6	V
V <sub>IH</sub>	Address and Chip Select Input High Voltage		V <sub>cc</sub> -2		V <sub>CC</sub> +0.3	V
loL	Output Sink Current	V <sub>OUT</sub> = 0.45V	1.6	4		mA
I <sub>oH</sub>	Output Source Current	$V_{OUT} = 0.0V$	-2.0	,		mA
$V_{0L}$	Output Low Voltage	I <sub>OL</sub> = 1.6 mA		-0.7	0.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100μA	3.5	4.5		V

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Note 2: Power-Down Option: VGG may be clocked to reduce power dissipation. The average IDD will vary between IDD0 and IDD1 depending on the VGG duty cycle (see typical characteristics). For this option, please specify MM1702AL.

### read operation ac characteristics

 $T_A = 0^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{CC} = +5 V \pm 5\%$ ,  $V_{DD} = -9 V \pm 5\%$ ,  $V_{GG} = -9 V \pm 5\%$ , unless otherwise noted.

	PARAMETER	MIN	TYP	MAX	UNITS
Freq.	Repetition Rate			1	MHz
t <sub>OH</sub>	Previous Read Data Valid			100	ns
t <sub>ACC</sub>	Address to Output Delay		0.7	1	$\mu$ s
t <sub>DVGG</sub>	Clocked V <sub>GG</sub> Set-Up (Note 1)	1			μs
t <sub>CS</sub>	Chip Select Delay			100	ns
t <sub>co</sub>	Output Delay From CS			900	ns
t <sub>op</sub>	Output Deselect			300	ns
t <sub>oHC</sub>	Data Out Hold in Clocked V <sub>GG</sub> Mode (Note 1)			5	μs


### capacitance characteristics TA = 25°C (Note 3)

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
C <sub>IN</sub>	Input Capacitance	All Unused V <sub>IN</sub> = V <sub>CC</sub>		8	15	pF
Cour	Output Capacitance	Pins Are $\overline{CS} = V_{CC}$		10	15	pF
C <sub>VGG</sub>	V <sub>GG</sub> Capacitance (Note 1)	At ac $V_{OUT} = V_{CC}$ Ground $V_{GG} = V_{CC}$			30	pF

Note 3: This parameter is periodically sampled and is not 100% tested.


### read operation switching time waveforms

#### (a) Constant VGG Operation



Conditions of 1 est: hippit pulse amplitudes:  $\theta$ =4V, t<sub>r</sub>, t<sub>r</sub>  $\leq$  50 ns. Output load is 1 TTL gate; measure ments made at output of TTL gate (t<sub>PD</sub>  $\leq$  15 ns), C<sub>L</sub> = 15 pF.

#### (b) Power-Down Option (Note 1)



Note 1: The output will remain valid for  $t_{OHC}$  as long as clocked  $V_{GG}$  is at  $V_{CC}$ . An address change may occur as soon as the output is sensed (clocked  $V_{GG}$  may still be at  $V_{CC}$ ). Data becomes invalid for the old address when clocked  $V_{GG}$  is returned to  $V_{GG}$ .

Note 2: If  $\overline{\text{CS}}$  makes a transition from  $V_{iL}$  to  $V_{iH}$  while clocked  $V_{GG}$  is at  $V_{GG}$ , the deselection of output occurs at  $t_{GD}$  as shown in static operation with constant  $V_{GG}$ 

### programming operation dc characteristics

 $T_A = 25^{\circ}$  C,  $V_{CC} = 0$  V,  $V_{BB} = 12$  V  $\pm 10\%$ ,  $\overline{CS} = 0$  V unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I <sub>LI1P</sub>	Address and Data Input Load Current	V <sub>IN</sub> = -48V			10	mA
I <sub>LI2P</sub>	Program and V <sub>GG</sub> Load Current	V <sub>IN</sub> = -48V			10	mA
I <sub>BB</sub>	V <sub>BB</sub> Supply Load Current	(Note 5)		10	100	mA
IDDP	Peak I <sub>DD</sub> Supply Load Current	$V_{DD} = V_{PROG} = -48V$ $V_{GG} = -35V \text{ (Note 4)}$		200	300	mA
VIHP	Input High Voltage				0.3	V
V <sub>IL1P</sub>	Pulsed Data Input Low Voltage		-46		<del>-</del> 48	V
V <sub>IL2P</sub>	Address Input Low Voltage		-40		<b>−48</b>	٧
V <sub>IL 3P</sub>	Pulsed Input Low $V_{\mbox{\scriptsize DD}}$ and Program Voltage		-46		<del>-</del> 48	٧
V <sub>IL4P</sub>	Pulsed Input Low $V_{GG}$ Voltage		-35		<del>-4</del> 0	٧

Note 4: IDDP flows only during VDD, VGG on time. IDDP should not be allowed to exceed 300 mA for greater than 100µs. Average power supply current IDDP is typically 40 mA at 20% duty cycle.

Note 5: The VBB supply must be limited to 100 mA max current to prevent damage to the device.


### programming operation ac characteristics

 $T_A = 25^{\circ}C$ ,  $V_{CC} = 0V$ ,  $V_{BB} = 12V \pm 10\%$ ,  $\overline{CS} = 0V$  unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Duty Cycle (V <sub>DD</sub> , V <sub>GG</sub> )				20	%
$t_{\phi PW}$	Program Pulse Width	V <sub>GG</sub> = -35V, V <sub>DD</sub> = V <sub>PROG</sub> = -48V			3	ms
$t_{\text{DW}}$	Data Set-Up Time		25			μs
t <sub>DH</sub>	Data Hold Time		10			μs
t <sub>VW</sub>	V <sub>DD</sub> , V <sub>GG</sub> Set-Up		100			μs
t <sub>VD</sub>	V <sub>DD</sub> , V <sub>GG</sub> Hold		10		100	μs
t <sub>ACW</sub>	Address Complement Set-Up	(Note 6)	25			μs
t <sub>ACH</sub>	Address Complement Hold	(Note 6)	25			μς
t <sub>ATW</sub>	Address True Set-Up		10			μs
t <sub>ATH</sub>	Address True Hold		10			μs


Note 6: All 8 address bits must be in the complement state when pulsed V<sub>DD</sub> and V<sub>GG</sub> move to their negative levels. The addresses (0-255) must be programmed as shown in the timing diagram until data reads true, then over-programmed 4 times that amount. (Symbolized by x + 4x.)


### programming operation switching time waveforms





Conditions of Test: Input pulse rise and fall times  $_{\perp}$  1 $\mu$ s  $\overline{\text{CS}}$  = 0V


### typical performance characteristics

















### operation of the MM1702A in program mode

Initially, all 2048 bits of the ROM are in the "0" state (output low). Information is introduced by selectively programming "1's" (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode (see table for logic levels). All 8 address bits must be in the binary complement state when pulsed  $V_{DD}$  and  $V_{GG}$  move to their negative levels. The addresses must be held in their binary complement state for a minimum of  $25\mu s$  after  $V_{DD}$  and  $V_{GG}$  have moved to their negative levels. The addresses must then make the transition to their true state a

minimum of  $10\mu s$  before the program pulse is applied. The addresses should be programmed in the sequence 0–255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0" (see table on page 4-4). All eight bits of one word are programmed simultaneously be setting the desired bit information patterns on the data input terminals.

During the programming,  $V_{GG}$ ,  $V_{DD}$  and the Program Pulse are pulsed signals.

### MM1702A erasing procedure

The MM1702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537Å. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W sec/cm². Examples of ultraviolet sources which can erase the MM1702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used with-

out short-wave filters, and the MM1702A to be erased should be placed about one inch away from the lamp tubes. There exists no absolute rule for erase time. Establish a worst case time required with the equipment. Then over-erase by a factor of 2, i.e., if the device appears erased after 8 minutes, continue exposure for an additional 16 minutes for a total of 24 minutes. (May be expressed as x + 2x.)



## **MOS EPROMs**

## MM2708, MM2704 8k and 4k UV Erasable PROM

### **General Description**

The MM2708, MM2704 are high speed 8192/4096-bit UV erasable and electrically reprogrammable EPROMs ideally suited for applications where fast turn-around and pattern experimentation are important requirements.


The MM2708, MM2704 are packaged in a 24-pin dual-inline package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the devices by following the programming procedure.

The MM2708, MM2704 is fabricated with the reliable, high volume, time proven, N-channel silicon gate technology.

### **Features**


- 1024 x 8 organization (MM2708)
- 512 x 8 organization (MM2704)
- 800 mW max
- Low power during programming
- Access time-450 ns max
- Standard power supplies: 12V, 5V, -5V
- Static—no clocks required
- Inputs and outputs TTL compatible during both read and program modes
- TRI-STATE® output

### **Block and Connection Diagrams**



Pin Connection During Read or Program

MODE	PIN NUMBER								
	9-11, 13-17	12	18	19	20	21	24		
Read	DOUT	VSS	VSS	$V_{DD}$	VIL	$V_{BB}$	Vcc		
Program	DIN	V <sub>SS</sub>	Pulsed VIHP	VDD	VIHW	V <sub>BB</sub>	Vсс		



Order Number MM2708Q or MM2704Q See Package 21 Order Number MM2708JQ or MM2704JQ

See Package 10C

Note. MM2704: Pin 22 = V<sub>SS</sub> MM2708: Pin 22 = A9

#### Pin Description

A0-A9 Address inputs 01-08 Data outputs

CS/WE Chip select/write enable input

### Absolute Maximum Ratings (Note 1)

Temperature Under Bias -25°C to +85°C -65°C to +125°C Storage Temperature VDD with Respect to VBB 20V to -0.3V VCC and VSS with Respect to VBB 15V to -0.3V

All Input or Output Voltages with Respect to VBB During Read

15V to -0.3V

CS/WE Input with Respect to VBB

**During Programming** Program Input with Respect to VBB

20V to -0.3V 35V to -0.3V 1.5 W

Power Dissipation Lead Temperature (Soldering, 10 seconds)

300°C

### **Read Operation**

### **DC Operating Characteristics**

 $T_A = 0^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise noted, (Note 3)

1 .	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ILI -	Address and Chip Select Input Sink Current	V <sub>IN</sub> = 5.25V or V <sub>IN</sub> = V <sub>IL</sub>		1	10	μΑ
lLO .	Output Leakage Current	V <sub>OUT</sub> = 5.25V, <del>CS</del> /WE = 5V		1	10	μΑ
lDD	V <sub>DD</sub> Supply Current	Worst-Case Supply Currents, All Inputs High, $\overline{CS}/WE = 5V$ , $T_A = 0^{\circ}C$		44	65	mA
Icc	VCC Supply Current	Worst-Case Supply Currents, All Inputs High, $\overline{CS}/WE = 5V$ , $T_A = 0^{\circ}C$		7	10	mA
IBB	V <sub>BB</sub> Supply Current	Worst-Case Supply Currents, All Inputs High, $\overline{CS}/WE = 5V$ , $T_A = 0^{\circ}C$		34	45	mA
VIL	Input Low Voltage		V <sub>SS</sub>		0.65	. V
VIH	Input High Voltage		3.0		V <sub>CC</sub> +1	V
V <sub>OH1</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA	3.7			V
V <sub>OH2</sub>	Output High Voltage	I <sub>OH</sub> = -1 mA	2.4			V
VOL	Output Low Votlage	I <sub>OL</sub> = 1.6 mA			0.45	٧
PD	Power Dissipation				800	mW

#### **AC Electrical Characteristics**

 $T_A = 0$ °C to +70°C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise noted


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
tACC	Address to Output Delay	Output Load: 1 TTL Gate and C <sub>L</sub> = 100 pF,		280	450	ns
tCO	Chip Select to Output Delay	Input Rise and Fall Times ≤ 20 ns: Timing  Measurement Reference Levels: 0.8V		60	120	ns
<sup>t</sup> DF	Chip Deselect to Output Delay		0		120	ns
tOH	Address to Output Hold	Outputs, Input Pulse Levels: 0.65V to 3V	0			ns
CAPAC	ITANCE, (Note 2)		,			
CIN	Input Capacitance	V <sub>IN</sub> = 0V, T <sub>A</sub> = 25°C, f = 1 MHz		4	6	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V, T <sub>A</sub> = 25°C, f = 1 MHz		8	12	pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing. TA = 25°C, f = 1 MHz

Note 3: Typical conditions are for operation at:  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ ,  $V_{DD} = 12V$ ,  $V_{BB} = -5V$ , and  $V_{SS} = 0V$ .

### **Switching Time Waveforms**



### **Programming Instructions**

Initially, and after each erasure, all bits of the MM2708, MM2704 are in the "1" state (output high). Information is introduced by selectively programming "0" into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The circuit is set up for programming operation by raising the CE/WE input (pin 20) to +12V. The word address is selected in the same manner as in the read mode. Data to be programmed are presented, 8 bits in parallel, to the data output lines (O1–O8). Logic levels for address and data lines and the supply voltages are the same as for the read mode. After address and data set up, one program pulse per address is applied to the program input (pin 18). One pass through all addresses is defined as a program loop. The number of loops (N)

required is a function of the program pulse width (tp $_W$ ) according to N x tp $_W > 100$  ms.

The width of the program pulse is from 0.1 to 1 ms. The number of loops (N) is from a minimum of 100 (tpW = 1 ms) to greater than 1000 (tpW = 0.1 ms). There must be N successive loops through all 1024 addresses. It is not permitted to apply N program pulses to an address and then change to the next address to be programmed. Caution should be observed regarding the end of a program sequence. The  $\overline{\text{CS}}/\text{WE}$  falling edge transition must occur before the first address transition when changing from a program to a read cycle. The program pin should also be pulled down to V<sub>1</sub>Lp with an active instead of a passive device. This pin will source a small amount of current (1pL) when  $\overline{\text{CS}}/\text{WE}$  is at V<sub>1</sub>HW (12V) and the program pulse is at V<sub>1</sub>Lp.

### **Programming Characteristics**

 $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise noted


### **DC Programming Characteristics**

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<sup>1</sup> LI	Address and CS/WE Input Sink Current	V <sub>IN</sub> = 5.25V			10	μΑ
IPL	Program Pulse Source Current				3	mA
IIPH	Program Pulse Sink Current				20	mA
IDD	V <sub>DD</sub> Supply Current	Worst-Case Supply Currents, All Inputs High, $\overline{\text{CS}}/\text{WE} = 5\text{V}$ , $T_{A} = 0^{\circ}\text{C}$		44	65	mA
lcc	V <sub>CC</sub> Supply Current	Worst-Case Supply Currents, All Inputs High, $\overline{\text{CS}}/\text{WE} = 5\text{V}$ , $T_{A} = 0^{\circ}\text{C}$		7	10	mA
IBB	V <sub>BB</sub> Supply Current	Worst-Case Supply Currents, All Inputs High, $\overline{\text{CS}}/\text{WE} = 5\text{V}$ , $T_{A} = 0^{\circ}\text{C}$	-	34	45	mA
VIL	Input Low Level (Except Program)		V <sub>SS</sub>		0.65	٧
VIH	Input High Level, All Addresses and Data		3.0		V <sub>CC</sub> +1	V
VIHW	CS/WE Input High Level	Referenced to VSS	11.4		12.6	V
VIHP	Program Pulse High Level	Referenced to VSS	25	-	27	V
VILP	Program Pulse Low Level	VIHP - VILP = 25V Min	VSS		- 1	V

## **AC Programming Characteristics**


	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
tAS	Address Set-Up Time		10			μs
tCSS	CS/WE Set-Up Time		10			μs
tDS	Data Set-Up Time		10			μs
tAH	Address Hold Time		1			μs
<sup>t</sup> CH	CS/WE Hold Time		0.5			μs
tDH	Data Hold Time	1 N N 1 N N N N N N N N N N N N N N N N	1			μs
<sup>t</sup> DF	Chip Deselect to Output Float Delay		0		120	μs
tDPR	Program to Read Delay				10	· μs
tPW	Program Pulse Width	z - t	0.1		1.0	ms
<sup>t</sup> PR	Program Pulse Rise Time		0.5		2.0	μs
tPF	Program Pulse Fall Time		0.5		2.0	μs


### **Programming Waveforms**




Note 1: The CS/WE transition must occur after the program pulse transition and before the address transition.


## **Typical DC Performance Characteristics**








## **Typical AC Performance Characteristics**







## MOS EPROMs

## MM4203/MM5203 electrically programmable 2048-bit read only memory (pROM)

### general description

The MM4203/MM5203 is a 2048-bit static readonly memory which is electrically programmable and uses silicon gate technology to achieve bipolar compatibility. The device is a non-volatile memory organized as a 256-8-bit words or 512-4-bit words. Programming of the memory contents is accomplished by storing a charge in a cell location by programming that location with a 50 volt pulse. Separate output supply lead is provided to reduce internal power dissipation in the output stage  $(V_{LL}).$ 

#### features

- Field programmable
- Bipolar compatibility

+5V, -12V operation

High speed operation


1µs max access time


- Pin compatible with MM5213, MM5231 mask programmable ROMs
- Static operation no clocks required
- Common data busing (TRI-STATE® output)
- "Q" quartz lid version erasable with short wave ultra-violet light (i.e. 253.7 n.m.)
- Chip select output control
- 256 x 8 or 512 x 4 organization

### applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generator
- Micro-programming

### block and connection diagrams





Order Number MM4203D or MM5203D See Package 6

Order Number MM4203Q or MM5203Q See Package 21

### typical applications

256 x 8 PROM Showing TTL Interface CHIP  $\bigcirc$ 

Note: For programming information see AN-100.

#### **Operating Modes**

256 x 8 ROM connection (shown) Mode Control – HIGH (VSS) Ag – LOW

512 x 4 ROM connections

Mode Control — LOW (GND or V<sub>DD</sub>)

Ag — Logic HIGH enables the odd (B<sub>1</sub>, B<sub>3</sub>..B<sub>7</sub>) outputs

- Logic LOW enables the even (B2, B4. B8) outputs

The outputs are enabled when a logic LOW is applied to

Programming is accomplished in 256 x 8 mode only.

### absolute maximum ratings

All Input or Output Voltages with

Respect to V<sub>BB</sub> Except During Programming Power Dissipation

Operating Temperature Range MM4203

-55°C to 85°C 0°C to 70°C Storage Temperature Range Lead Temperature (Soldering, 10 sec) -65°C to 125°C 300°C

### electrical characteristics TA within operating temperature range,

 $V_{SS}$  = +5V ±5%,  $V_{DD}$  =  $V_{LL}$  = -12V, ±5%,  $V_{BB}$  = PROGRAM =  $V_{SS}$  unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input	Current, I <sub>LI</sub>	V <sub>IN</sub> = 0V			1	μΑ
Outpo	ut Leakage, I <sub>LO</sub>	$V_{OUT} = 0V \overline{CS} = V_{SS} - 2.0$			1	μΑ
Powe	r Supply Current, I <sub>SS</sub>	$T_A = 25^{\circ}C \overline{CS} = V_{SS} - 2.0$		35	55	mA
Input	LOW Voltage, V <sub>IL</sub>		V <sub>SS</sub> - 10		V <sub>SS</sub> - 4.0	V
Input	HIGH Voltage, V <sub>IH</sub>		V <sub>SS</sub> - 2.0		V <sub>SS</sub> + .3	V
Outp	ut LOW Voltage, V <sub>OL</sub>	1.6 mA sink -12.6V < V <sub>LL</sub> < -3V			.40	V
Outp	ut Clamp Current, I <sub>CF</sub>	$V_{LL} = -3.0 \text{V } V_{OUT} = -1.0 \text{V (Note 8) } T_A = 0^{\circ} \text{C}$ $V_{LL} = -12.6 \text{V } V_{OUT} = -1.0 \text{V (Note 8) } T_A = 0^{\circ} \text{C}$		3.5 8.0	6.0 15.0	mA mA
Outp	ut HIGH Voltage, V <sub>OH</sub>	0.8 mA source	2.4			V
Data	Hold Time, T <sub>OH</sub>	(Min Access Time) Figures 1 & 2			100	ns
Acces	ss Time, T <sub>ACC</sub>	$T_A = 25^{\circ}$ C Figures 1 & 2 (Note 6)		700	1	μs
Chip	Select Time, T <sub>CO</sub>	Figures 1 & 3			500	ns
Chip	Deselect Time, T <sub>OD</sub>	Figures 1 & 3			500	ns
Allow	vable Chip Select Delay, t <sub>CS</sub>	Figures 1 & 2 Allowable delay in selecting chip after change of address without affecting access time.			100	ns
Input	Capacitance, C <sub>IN</sub>	$V_{IN} = V_{SS}$ $f = 1.0 \text{ MHz (Note 2)}$		8	15	pF
Outp	ut Capacitance, C <sub>OUT</sub>	$\frac{V_{OUT} = V_{SS}}{\overline{CS}} = V_{SS} - 2.0$		8	15	pF

### programming characteristics (see Figure 4)

 $T_A = 25^{\circ}C$ ,  $V_{SS} = 0V$ ,  $V_{BB} = +12V \pm 10\%$ ,  $\overline{CS} = 0V$  unless otherwise noted

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Address and Data Input Load Current, I <sub>LD</sub>	V <sub>IN</sub> = -50V		0	10	mA
Program Load Current, I <sub>LP</sub>	V <sub>IN</sub> = -50V		0	10	mA
V <sub>BB</sub> Supply Load Current, I <sub>LB</sub>			0	10	mA
Peak IDD Supply Load Current ILDD (Note 3)	V <sub>DD</sub> = V <sub>program</sub> = -50V		650	l .	mA
Input High Voltage, V <sub>IHP</sub>		-2		+.3	V
Address and Data Input Low Voltage, VILP		-50		-40	. V
Pulsed Input Low Voltage: $V_{DD}$ , and Program, $V_{DLP}$ $V_{LL}$	(Note 5)	50 50		-48 0	V V
V <sub>DD</sub> Pulse Duty Cycle				2	%
Program Pulse Width, t <sub>PW</sub> (Note 4)	V <sub>DD</sub> = V <sub>program</sub> = -50V			∞ 20	ms
Data and Address Set Up Time, t <sub>DW</sub>		1			μs
Data and Address Hold Time, t <sub>DH</sub>		0			μs
Pulsed V <sub>DD</sub> Supply Overlap, t <sub>SS</sub>	and the second of the	1		100	μs
Pulsed V <sub>DD</sub> Supply Overlap, t <sub>SH</sub>		1		3	ms
V <sub>DD</sub> , Program, Address, and Input Rise and Fall Times				1	μs

Note 1: During programming, data is always applied in the  $256 \times 8$  mode, regardless of the logic state of Ag and MODE CONTROL.

Note 2: Capacitances are not tested on a production basis but are periodically sampled.

Note 3: IDDP flows only during program period towp. Average power supply current ILDD is typically 15 mA at 2% duty cycle.

Note 4: Maximum duty cycle of tp<sub>W</sub> should not be greater than 2% of cycle time so that power dissipation is minimized. The program cycle should be repeated until the data reads true, then over-program three times that number of cycles (symbolized as X+3X programming.

Note 5: VLL is not needed during programming but may be tied to VDD for convenience.

Note 6: TACC = 1000 ns + 25(N-1) where N is the number of chips wired-OR together.

Note 7: Measured under continuous operation.

Note 8: ICF flows out the VLL pin, it does not flow out the VDD pin.

# access time diagrams




Figure 1




Figure 2







Figure 3

# program waveforms



# operation of the MM4203/MM5203 in program mode

Initially, all 2048 bits of the MM4203/MM5203 are in the HIGH state. Information is introduced by selectively programming LOWS in the proper bit locations. (Note 1)

Word address selection is done by the same decoding circuitry used in the Read mode. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A LOW data input level (-50V) will leave a HIGH and a HIGH data input level will allow programming of a LOW. All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals. The duty cycle of the V<sub>DD</sub> pulse (amplitude and width as specified on page 4) should be limited to 2%. The address should be applied for at least 1 µs before application of the Program pulse. In programming mode, data inputs

1-8 are pins 4-11 respectively regardless of the logic state of  $A_9$  and mode control. Chip select should be disabled (HIGH).

Positive logic is used during the read mode for addresses and data out. Address 0 corresponds to all address inputs at  $\rm V_{IL}$  and address  $255_{10}$  corresponds to all address inputs at  $\rm V_{IH}$ . A "1" or a P at a data output corresponds to  $\rm V_{OH}$ . A "0" or an N at a data output corresponds to  $\rm V_{OL}$ . Positive logic is also used during the programming mode for addresses. Address 0 corresponds to all address inputs at  $\rm V_{ILP}$  and address  $255_{10}$  corresponds to all address inputs at  $\rm V_{IHP}$ .

Negative logic is used during the programming mode for data in. A "1" or a P at a data input corresponds to  $V_{\rm ILP}$ . A "0" or an N at a data input corresponds to  $V_{\rm IHP}$ .

	DATA AND ADDRESS LINES		.,		.,	DDOCD AND	- <del></del>	
MODE	HIGH	LOW	V <sub>SS</sub>	V <sub>BB</sub>	V <sub>DD</sub>	PROGRAM	CS	VLL
Read	V <sub>SS</sub> - 2.0	V <sub>SS</sub> - 4.0	+5	V <sub>SS</sub>	-12	V <sub>SS</sub>	V <sub>SS</sub> - 4V	-3V to -12V
Program	V <sub>SS</sub> -2.0	V <sub>SS</sub> - 40	GND	+12	-48 (Pulse)	-48 (Pulse)	GND	GND to -50V

# erasing procedure


The MM4203Q/MM5203Q may be erased by exposure to short-wave ultraviolet light—253.7 nm. There exists no absolute rule for erasing time or distance from source. The erasing equipment output capability should be calibrated. Establish a worst-case time required with the equipment. Then over-erase by a factor of 2, i.e., if the device appears erased after 8 minutes, continue exposure for an additional 16 minutes for a total of 24

minutes. Examples of UV sources include the Model UVS-54 and Model S-2 manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters. The MM4203/MM5203 should be placed about one inch away from the lamp for about 20-30 minutes.

# preferred tape format


The custom patterns may be sent in on a Telex or submitted as a paper tape in a 7 bit ASCII code

from model 33 teletype or TWX. The paper tape should be as the following example:



<sup>\*</sup>Data Field: Must have only P's or N's typed between B and F. No nulls or rubouts. Must have exactly eight P and N characters between B and F. Any characters except B and F may be typed between the F stop character and the B start character. If an error is made in preparing a tape the entire word including the B and F start and stop characters must be rubbed out. Data for exactly 256 words must be entered, beginning with word 0.

# alternate format [Punched Tape (Note 1) or Cards]




Note 1: The code is a 7-bit ASCII code on 8 punch tape. The tape should begin and end with 25 or more "RUBOUT" punches.


Note 2: The ROM input address is expressed in decimal form and is preceded by the letter A.

Note 3: The total number of "1" bits in the output word.

Note 4: The total number of "1" bits in each output column or bit position.

# typical performance characteristics





# MOS EPROMs

MM4204/MM5204 electrically programmable 4096-bit read only memory (EPROM)

# general description

The MM4204/MM5204 is a 4096-bit static Read Only Memory which is electrically programmable and uses silicon gate technology to achieve bipolar compatibity. The device is a non-volatile memory organized as 512 words by 8 bits per word. Programming of the memory is accomplished by storing a charge in a cell location by applying a —50V pulse. A logic input, "Power Saver," is provided which gives a 5:1 decrease in power when the memory is not being accessed.

# features

- Field programmable
- Fast program time: ten seconds typical for 4096-bits
- Fast access time MM4204 MM5204

1.25μs 1μs

■ DTL/TTL compatibility

Standard power supplies


5.0V, -12V

- Static operation-no clock required
- Easy memory expansion—TRI-STATE® output Chip Select input (CS)
- "Q" quartz lid version erasable with short wave ultraviolet light (i.e., 253.7 nm)
- Low power dissipation
- "Power Saver" control for low power applications


# applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generator
- Microprogramming
- Electronic keyboards

# block and connection diagrams



# Dual-In-Line Package



Order Number MM4204D or MM5204D See Package 6 Order Number MM4204Q or MM5204Q See Package 21

# absolute maximum ratings (Note 1)

All Input or Output Voltages with
Respect to V<sub>BB</sub> Except During Programming
Power Dissipation
Power Dissipation

Operating Temperature Range

MM5204

MM4204

Storage Temperature Range
Control of the Harden of th

dc electrical characteristics  $T_A$  within operating temperature range,  $V_{LL}$  = 0V,  $V_{BB}$  = PROGRAM =  $V_{SS}$ , MM4204:  $V_{SS}$  = 5.0V ±10%,  $V_{DD}$  = -12V ±10%, MM5204:  $V_{SS}$  = 5.0V ±5%,  $V_{DD}$  = -12V ±5%, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP (Note 7)	MAX	UNITS
V <sub>IL</sub>	Input Low Voltage		V <sub>SS</sub> -14		V <sub>SS</sub> -4.2	V
. V <sub>IH</sub>	Input High Voltage		V <sub>SS</sub> -1.5		V <sub>SS</sub> +0.3	V
ILI	Input Current	$V_{IN} = 0V$			1.0	μΑ
VoL	Output Low Voltage	I <sub>OL</sub> = 1.6 mA	V <sub>LL</sub>		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.8 mA	2.4		V <sub>SS</sub>	, v
I <sub>LO</sub>	Output Leakage Current	$V_{OUT} = 0V, \overline{CS} = V_{IH}$			1.0	μΑ
l <sub>DD</sub>	Power Supply Current	MM5204 $T_A = 0^{\circ}C$ , $\overline{CS} = V_{1H}$ , Power Saver $= V_{1L}$		28	40.0	mA
l		MM4204 $T_A = 0^{\circ}C$ , $\overline{CS} = V_{IH}$ , Power Saver = $V_{IL}$			50.0	mA
		MM5204 $T_A = 0^{\circ}C$ , $\overline{CS} = V_{1H}$ , Power Saver = $V_{1H}$		6.0	8.0	mA
		MM4204 $T_A = 0^{\circ}C$ , $\overline{CS} = V_{1H}$ , Power Saver = $V_{1H}$		·	10.0	mA <sub>.</sub>
Iss		MM5204 $T_A = 0^{\circ}C$ , $\overline{CS} = V_{1H}$ , Power Saver = $V_{1L}$			42	mA
1		MM4204 $T_A = 0^{\circ}C$ , $\overline{CS} = V_{IH}$ , Power Saver = $V_{IL}$			-52	mA
		MM5204 $T_A = 0^{\circ}C$ , $\overline{CS} = V_{IH}$ , Power Saver = $V_{IH}$			10	mA
		MM4204 $T_A = 0^{\circ}C, \overline{CS} = V_{IH}, Power Saver = V_{IH}$			12	mA

ac electrical characteristics  $T_A$  within operating temperature range,  $V_{LL}$  = 0V,  $V_{BB}$  = PROGRAM =  $V_{SS}$ , MM4204:  $V_{SS}$  = 5.0V ±10%,  $V_{DD}$  = -12V ±10%, MM5204:  $V_{SS}$  = 5.0V ±5%,  $V_{DD}$  = -12V ±5%, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP (Note 7)	MAX	UNITS
t <sub>ACC</sub>	Access Time					
	MM5204	$T_A = 70^{\circ}C$ ,(Figure 1), (Note 4)		0.75	1.0	μs
	MM4204	$T_A = 85^{\circ}C$ , (Figure 1), (Note 4)			1.25	μs
t <sub>PO</sub>	Power Saver Set-Up Time					
	MM5204	(Figure 1)	,		1.8	μs
	MM4204	(Figure 1)			2.0	μs
t <sub>CO</sub>	Chip Select Delay					
	MM5204	(Figure 1)			500	ns
	MM4204	(Figure 1)			600	ns
t <sub>OH</sub>	Data Hold Time	(Figure 1)	30	50		ns
topc	Chip Select Deselect Time					
	MM5204	(Figure 1)	30	300	500	ns
,	MM4204	(Figure 1)	30	300	600	ns
t <sub>ODP</sub>	Power Saver Deselect Time					
	MM5204	(Figure 1)	30	300	500	ns
	MM4204	(Figure 1)	- 30	300	600	ns
CIN	Input Capacitance (All Inputs)	$V_{IN} = V_{SS}$ , f = 1.0 MHz, (Note 2)		5.0	8.0	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = V_{SS}$ , $\overline{CS} = V_{IH}$ , $f = 1.0 MHz$ ,		8.0	15	ρF
	(All Outputs)	(Note 2)				1

**programmer electrical characteristics**  $T_A = 25^{\circ}C$ ,  $V_{SS} = \overline{CS} = Power Saver = 0V$ ,  $V_{LL} = 0V$  to -14V, unless otherwise specified, (see *Figure 2*), (Note 5).

	PARAMETER	CONDITIONS	MIN	TYP (Note 7)	MAX	UNITS
ILD	Data Input Load Current	V <sub>IN</sub> = -18V			-10	mA
IALD	Address Input Load Current	V <sub>IN</sub> = -50V			-10	mA
ILP	Program Load Current	V <sub>IN</sub> = -50V			-10	mA
ILBB	V <sub>BB</sub> Load Current				50	. mA
LDD	V <sub>DD</sub> Load Current	V <sub>DD</sub> = PROGRAM = -50V	,		-200	mΑ
VIHP	Address Data and Power Saver Input High Voltage		-2.0		0.3	V
VILP	Address Input Low Voltage		-50		-11	V
	Data Input Low Voltage		-18		-11	V
$V_{DHP}$	V <sub>DD</sub> and Program High Voltage		-2.0		0.5	V
VDLP	V <sub>DD</sub> and Program Low Voltage		-50		-48	v
V <sub>BLP</sub>	V <sub>BB</sub> Low Voltage		0		0.4	· v
$V_{BHP}$	V <sub>BB</sub> High Voltage		11.4	·	12.6	. v
$V_{DD}$	Pulse Duty Cycle				25	%
t <sub>PW</sub>	Program Pulse Width		0.5		5.0	ms
t <sub>DS</sub>	Data and Address Set-Up Time	•	40	İ		μs
t <sub>DH</sub>	Data and Address Hold Time		0			μs
t <sub>SS</sub>	Pulsed V <sub>DD</sub> Set-Up Time		40		100	μs
t <sub>SH</sub>	Pulsed V <sub>DD</sub> Hold Time		1.0			μs
t <sub>BS</sub>	Pulsed V <sub>BB</sub> Set-Up Time		1.0			μs
t <sub>BH</sub>	Pulsed V <sub>BB</sub> Hold Time		1.0			μs
t <sub>PSS</sub>	Power Saver Set-Up Time		1.0			μs
t <sub>PSH</sub>	Power Saver Hold Time		1.0			μs
t <sub>R</sub> , t <sub>F</sub>	$V_{\mbox{\scriptsize DD}}$ , Program, Address and Data Rise and Fall Time				1.0	μs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: Positive true logic notation is used except on data inputs during programming

Logic "1" = most positive voltage level

Logic "0" = most negative voltage level

Note 4: tACC = 1000 ns + 25 (N-1) where N is the number of devices wire-OR'd together.

Note 5: The program cycle should be repeated until the data reads true, then over-programmed 5 times that number of cycles. (Symbolized as X + 5X programming).

Note 6: The EROM is initially programmed with all "0's." A V<sub>IHP</sub> on any data input B0-B7 will leave the stored "0's" undisturbed, and a V<sub>ILP</sub> on any data input B0-B7 will write a logic "1" into that location.

Note 7: Typical values are for nominal voltages and TA = 25°C, unless otherwise specified.

### erase specification

The recommended dosage of ultraviolet light exposure is 6W sec/cm<sup>2</sup>.

# programming

The MM4204/MM5204 is normally shipped in the unprogrammed state. All 4096-bits are at logic "0" state. The table of electrical programming characteristics and Figure 2 give the conditions for programming of the device. In the program mode the device effectively becomes a RAM with the 512 word locations selected by

address inputs A0–A8. Data inputs are B0–B7 and write operation is controlled by pulsing the Program input. Since the EROM is initially shipped with all "0's," a  $V_{\rm IHP}$  on any data input B0–B7 will leave the stored "0's" undisturbed and a  $V_{\rm ILP}$  on any data input B0–B7 will write a logic "1" into that location.

# programming (cont.)

National offers programmer options with both the IMP16-P and the PACE IPC-16P Microprocessor Development Systems.

Microprocessor System	Programmer Part Number
IMP16-P	IMP-16P/805
IPC-16P	IPC-16P/805


Contact the local sales office for further information. There are also several commercial programmers available such as the Data I/O Model V.

Most National distributors have programming capabilities available. Those distributors should be contacted directly to determine which data entry formats are available.

In addition, data may be submitted to National Semiconductor for factory programming. One of the following formats should be observed:


# preferred format

The custom patterns may be sent in on a Telex or submitted as a paper tape in a 7-bit ASCII code from model 33 teletype or TWX. The paper tape should be as the following example:



\*Data Field: Must have only P's or N's typed between B and F. No nulls or rubouts. Must have exactly eight P and N characters between B and F. Any characters except B and F may be typed between the F stop character and the B start character. If an error is made in preparing a tape the entire word including the B and F start and stop characters must be rubbed out. Data for exactly 512 words must be entered beginning with word 0.

# alternate format [Punched Tape (Note 1) or Cards]



Note 1: The code is a 7-bit ASCII code on 8 punch tape. The tape should begin and end with 25 or more "RUBOUT" punches. Note 2: The ROM input address is expressed in decimal form and is preceded by the latter A.

Note 3: The total number of "1" bits in the output word. Note 4: The total number of "1" bits in each output column or bit position.


# erasing procedure


The MM4204Q/MM5204Q may be erased by exposure to short-wave ultraviolet light—253.7 nm. There exists no absolute rule for erasing time or distance from source. The erasing equipment output capability should be calibrated. Establish a worse case time required with the equipment. Then over-erase by a factor of 2,i.e., if the device appears erased after 8 minutes, continue

exposure for an additional 16 minutes for a total of 24 minutes. Examples of UV sources include the Model UVS-54 and Model S-52 manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without shortwave filters. The MM4204/MM5204 should be placed about one inch away from the lamp for about 20–30 minutes.


# ac test circuit

# typical application





# switching time waveforms



Note: All times measured with respect to 1.5V level with to and to < 20

FIGURE 1. Read Operation

# programming waveforms




FIGURE 2. Programming Waveforms

# PROM programming procedure

These parts are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical "0") for all addresses. In order to generate a high level on the outputs, the part must be programmed. Information on available programming equipment may be obtained from National. However, if it is desired to build your own programmer, the following conditions must be observed.

- Programming should be attempted only at temperatures between 15°C and 30°C.
- Addresses and chip enable pins must be driven from normal TTL logic levels during both programming and verification.
- 3. Programming will occur at a selected address when VCC is held at 10.5V, the appropriate output is held at 10.5V and the chip is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedure must be followed:
  - a) Select the desired word by applying a high or low level to the appropriate address inputs. Disable the chip by applying a high level to one or both enable inputs.
  - b) Increase V<sub>CC</sub> to 10.5V ±0.5V with the rate of increase being between 1.0 and 10.0V/μs. Since V<sub>CC</sub> supplies the current to program the fuse as well as the I<sub>CC</sub> of the device at programming voltage, it must be capable of supplying 400 mA at 11.0V.
  - c) Select the output where a high level is desired by raising that output voltage to  $10.5V \pm 0.5V$ . Limit the rate of increase to a value between 1.0 and  $10.0V/\mu s$ . This voltage change may occur simultaneously with the increase in VCC but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left

# **Bipolar PROMs**

open or tied to a high impedance source of at least 20  $k\Omega.$  (Remember that the outputs of the device are still disabled at this time because the chip enables are high.)


- d) Enable the device by taking both chip enables to a low level. This is done with a pulse of 10μs. The 10μs duration refers to the time that the circuit is enabled. Normal input levels are used and rise and fall times are not critical.
- e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing V<sub>CC</sub> to 4.0V ±0.2V. Verification at a V<sub>CC</sub> level of 4.0V will guarantee proper output states over the V<sub>CC</sub> and temperature range of the programmed part. The chip must be enabled to sense the state of the outputs. During verification, the loading of the output must be within specified I<sub>OL</sub> and I<sub>OH</sub> limits. Steps b, c and d must be repeated 10 times or until verification that the bit has programmed.
- f) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
- g) Repeat steps a through f for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of VCC at programming voltage must be limited to a maximum of 25%. This is necessary to minimize chip junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.

Note: Since only an enabled chip is programmed, it is possible to program these parts at the board level if all programming parameters are complied with.

Programming Parameters Do not test or you may program the device.

	PARAMETERS	CONDITIONS	MIN	RECOMMENDED VALUE	MAX	UNITS
VCCP	Required VCC for Programming		10.0	10.5	11.0	V.
1CCP	ICC During Programming	VCC = 11V	600		750	, mA
VOP	Required Output Voltage for Programming		10.0	10.5	11.0	v
IOP	Output Current while Programming	V <sub>OUT</sub> = 11V	10 miles		20	mA .
tra	Rate of Voltage Change of VCC or Output		1.0		10,0	V/µs
PWE	Programming Pulse Width (Enabled)		9	10	11	μs
vccv	Required VCC for Verification		3.8	4.0	4.2	v
MDC	Maximum Duty Cycle for VCC at VCCP			25	25	%

### **Programming Waveforms**



- T1 = 100 ns min
- T2 = 5 $\mu$ s min (T2 may be  $\geq$  0 if VCCP rises at the same rate or faster than VOP)
- T3 = 100 ns min
- T4 = 100 ns min

 ${}^{\bullet}\text{PWE}$  is repeated for 5 additional pulses after verification of  $V_{\mbox{OH}}$  indicates a bit has programmed

5



# DM54S188/DM74S188 open-collector 256-bit PROM DM54S288/DM74S288 TRI-STATE® 256-bit PROM

# general description

These Schottky PROM memories are organized in the popular 32 words by 8 bits configuration. A memory enable input is provided to control the output states. When the enable input is in the low state, the outputs present the contents of the selected word.

If the enable input is raised to a high level, it causes all 8 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE® versions and are available as ROM's as well as PROM's.


PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

# features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access—30 ns max Enable access—20 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE TM programming
- Board level programming

		Military	Commercial	Open- Collector	TRI-STATE	Package
	DM74S188		Х	X .		N, J
	DM74S288	٠.	×		х	N, J
	DM54S188	Х		Х		J
į	DM54S288	X			х	J


# block diagram



# connection diagram

# 01 1 16 V<sub>C</sub>( 02 2 15 ET 03 3 4 13 ...

Dual-In-Line Package



# logic symbol



absolute maximum ratin	gs (Note 1)	operating condition	ıs		
			MIN	MAX	UNITS
Supply Voltage (Note 2)	-0.5V to +7V	Supply Voltage (VCC)			
Input Voltage (Note 2)	-1.2V to +5.5V	DM54S188, DM54S288	4.5	5.5	V:
Output Voltage (Note 2)	-0.5V to +5.5V	DM74S188, DM74S288	4.75	5.25	V
Storage Temperature	-65°C to +150°C 300°C	Ambient Temperature (TA)			
Lead Temperature (Soldering, 10 seconds)	300 C	DM54S188, DM54S288	-55	+125	°C
		DM74S188, DM74S288	0	+70	°C
		Logical "0" Input Voltage (Low)	0	8.0	V
		Logical "1" Input Voltage (High)	2.0	5.5	V

# dc electrical characteristics (Note 3)

			DM54	IS188, 54	18288	DM74S188, 74S288			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
III.	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μА
ЧН.	Input Leakage Current, All Inputs	VCC = Max, V <sub>IN</sub> = 2.7V			25			25	μΑ
lj .	Input Leakage Current, All Inputs	VCC = Max, VIN = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.45		0.35	0.45	V
VIL	Low Level Input Voltage		100		0.80			0.80	٧
VIH	High Level Input Voltage		2.0			2.0			٧
ICEX	Output Leakage Current	VCC = Max, VCEX = 2.4V			50			50	μА
	(Open-Collector Only) (Note 5)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
٧c	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA		-0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	$V_{CC} = 5V$ , $V_{IN} = 2V$ , $T_A = 25^{\circ}C$ , 1 MHz		4.0			4.0		pF
co	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
lcc	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		70	110		70	110	mA
TRI-ST	ATE PARAMETERS								
Isc	Output Short Circuit Current (Note 5)	V <sub>O</sub> = 0V, V <sub>CC</sub> = Max, (Note 4)	-20	<b>−45</b>	-70	-20	-45	-70	mA
¹HZ	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Voн	Output Voltage High, (Note 5)	I <sub>OH</sub> = -2 mA	2.4	3.2			T		V
1,1		I <sub>OH</sub> = -6.5 mA				2.4	3.2		V

# ac electrical characteristics (With standard load)

	PARAMETER		CONDITIONS		S188, 54 ; –55°C to	IS288 o +125°C		4S188, 7 6; 0°C to	1	UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time				22	40		22	30	ns
tEA	Enable Access Time				15	30		15	20	ns
tER	Enable Recovery Time				15	30		15	20	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 4: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

Note 5: To measure  $V_{OH}$ ,  $I_{CEX}$  or  $I_{SC}$  on an unprogrammed part, apply 10.5V to either A0 (pin 10) or A4 (pin 14).



# DM54S287/DM74S287 TRI-STATE® 1024-bit PROM DM54S387/DM74S387 open-collector 1024-bit PROM

# general description

These Schottky memories are organized in the popular 256 words by 4 bits configuration. Two memory enable inputs are provided to control the output states. When both enable inputs are in the low state, the outputs present the contents of the selected word.

If either or both of the enable inputs is raised to a high state, it causes all four outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as ROM's as well as PROM's.


PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

### features


- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed
  Address access—50 ns max
  Enable access—25 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE<sup>TM</sup> programming
- Board level programming
- ROM mates are DM74S187 and DM85S97


	Military	Commercial	Open- Collector	TRI-STATE	Package
DM74S387		X	Х		N, J
DM74S287		×		X	N, J
DM54S387	Х		X		J
DM54S287	X			×	J

# block diagram



# connection diagram





### absolute maximum ratings (Note 1) operating conditions MIN UNITS MAX Supply Voltage (Note 2) -0.5V to +7V Supply Voltage (VCC) Input Voltage (Note 2) -1.2V to +5.5V DM54S387, DM54S287 4.5 ν 5.5 -0.5V to +5.5V Output Voltage (Note 2) DM74S387, DM74S287 4:75 У 5.25 -65°C to +150°C Storage Temperature Ambient Temperature (TA) Lead Temperature (Soldering, 10 seconds) 300°C °c DM54S387, DM54S287 -55 +125 DM74S387, DM74S287 0 °C +70 Logical "0" Input Voltage (Low) 0 v 8.0 Logical "1" Input Voltage (High) 2.0 V 5.5

# dc electrical characteristics (Note 3)

	PARAMETER	CONDITIONS	DN	1548387/	287	Di	A74S387	/287	UNITS
	FANAMETEN	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IF.	Input Load Current, All Inputs	VCC = Max, VF = 0.45V		-80	-250		-80	-250	μΑ
IR	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>R</sub> = 2.7V			25			25	μΑ
IRB	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>RB</sub> = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.5		0.35	0.5	V
VIL	Low Level Input Voltage		1		0.80			0.80	V
VIH	High Level Input Voltage		2.0			2.0			V
ICEX	Output Leakage Current	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 2.4V		N .	50			50	μΑ
	(Open-Collector Only) (Note 5)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
, Vc	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA		-0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
co	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
Icc	Power Supply Current	VCC = Max, All Inputs Grounded, All Outputs Open		80	130		80	130	mA
TRI-S	TATE PARAMETERS		1		100				
Isc	Output Short Circuit Current	VO = 0V, VCC = Max, (Note 4)	-30	-60	-100	-30	-60	-100	mA
HZ	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Voн	Output Voltage High, (Note 5)	I <sub>OH</sub> = −2 mA	2.4	3.2					V
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		. V

### ac electrical characteristics (With standard load)

	PARAMETER	CONDITIONS		54S387/287 ;	1	387/287 C to +70°C	UNITS
			MIN	TYP MAX	MIN T	YP MAX	
tAA	Address Access Time	(Figure 1)	10	35 60	10 3	5 50	ns
tEA	Enable Access Time	(Figure 2)	5	15 30	5 1	5 25	ns
tER	Enable Recovery Time	(Figure 2)	5	15 30	5 1	5 25	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.


Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for  $V_{CC}$  = 5V and  $T_A$  = 25°C.

Note 4: During I<sub>SC</sub> measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

Note 5: To measure VOH or ICEX on an unprogrammed part, apply 10.5V to both A7 and A2 (pin 15 and pin 7).

# standard test load



\*CL includes probe and jig capacitance.

- Input waveforms are supplied by a pulse generator having the following characteristics: PRR = 1 MHz,  $Z_{OUT} = 50\Omega$ ,  $t_f \le 2.5$  ns and  $t_f \le 2.5$  ns (between 1.0V and 2.0V).
- tAA is measured with both enable inputs at a steady low level.
- tea and ter are measured from the 1.5V on inputs and outputs with all address inputs at a steady level and with the unused enable input at a steady low level.

# switching time waveforms





FIGURE 1. Address Access Time




FIGURE 2. Enable Access Time and Recovery Time


# typical performance characteristics




Typical Switching Characteristics as a Function of V<sub>CC</sub> (T<sub>A</sub> = 25°C, Standard Load)




# equivalent circuits



Typical TRI-STATE Output




### Typical Open-Collector Output



# equivalent circuits (con't)

Programming Equivalent Circuit for One Memory Output (Applies to All NSC Generic Schottky PROMs)



# programming procedure

These parts are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical "0") for all addresses. In order to generate a high level on the outputs, the part must be programmed. Information on available programming equipment may be obtained from National. However, if it is desired to build your own programmer, the following conditions must be observed.

- Programming should be attempted only at temperatures between 15°C and 30°C.
- Addresses and chip enable pins must be driven from normal TTL logic levels during both programming and verification
- 3. Programming will occur at a selected address when V<sub>CC</sub> is held at 10.5V, the appropriate output is held at 10.5V and the chip is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedure must be followed:
  - a) Select the desired word by applying a high or low level to the appropriate address inputs. Disable the chip by applying a high level to one or both enable inputs.

- b) Increase V<sub>CC</sub> to 10.5V ±0.5V with the rate of increase being between 1.0 and 10.0V/μs. Since V<sub>CC</sub> supplies the current to program the fuse as well as the I<sub>CC</sub> of the device at programming voltage, it must be capable of supplying 400 mA at 11.0V.
- c) Select the output where a high level is desired by raising that output voltage to  $10.5V\pm0.5V$ . Limit the rate of increase to a value between 1.0 and  $10.0V/\mu s$ . This voltage change may occur simultaneously with the increase in VCC but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or tied to a high impedance source of at least 20 k $\Omega$ . (Remember that the outputs of the device are still disabled at this time because the chip enables are high.)

# programming procedure (con't)


- d) Enable the device by taking both chip enables to a low leve!. This is done with a pulse of 10μs. The 10μs duration refers to the time that the circuit is enabled. Normal input levels are used and rise and fall times are not critical.
- e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing V<sub>CC</sub> to 4.0V ±0.2V. Verification at a V<sub>CC</sub> level of 4.0V will guarantee proper output states over the V<sub>CC</sub> and temperature range of the programmed part. The chip must be enabled to sense the state of the outputs. During verification, the loading of the output must be within specified I<sub>OL</sub> and I<sub>OH</sub> limits. Steps b, c and d must be repeated 10 times or until verification that the bit has programmed.
- f) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
- g) Repeat steps a through f for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of VCC at programming voltage must be limited to a maximum of 25%. This is necessary to minimize chip junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.

Note: Since only an enabled chip is programmed, it is possible to program these parts at the board level if all programming parameters are complied with.

# programming parameters Do not test or you may program the device.

	PARAMETERS	CONDITIONS	MIN	RECOMMENDED VALUE	MAX	UNITS
VCCP	Required V <sub>CC</sub> for Programming		10.0	10.5	11.0	V
ICCP	ICC During Programming	V <sub>CC</sub> = 11V			400	mA
VOP	Required Output Voltage for Programming		10.0	10.5	11.0	٧
IOP	Output Current while Programming	V <sub>OUT</sub> = 11V	-		20	. mA
tRR	Rate of Voltage Change of VCC or Output		1.0		10.0	V/μs
PWE	Programming Pulse Width (Enabled)		9	10	11	μs
VCCV	Required VCC for Verification		3.8	4.0	4.2	V
MDC	Maximum Duty Cycle for V <sub>CC</sub> at V <sub>CCP</sub>			25	25	-%

# programming waveforms



T1 = 100 ns min

T2 = 5 $\mu s$  min (T2 may be  $\geq$  0 if V<sub>CCP</sub> rises at the same rate or faster than V<sub>OP</sub>)

T3 = 100 ns min

T4 = 100 ns min

T5 = 100 ns min

\*PWE is repeated for 5 additional pulses after verification of  $V_{\mbox{OH}}$  indicates a bit has programmed

# DM54S470/DM74S470 open-collector 2048-bit PROM DM54S471/DM74S471 TRI-STATE® 2048-bit PROM

# general description

These Schottky PROM memories are organized in the popular 256 words by 8 bits configuration. Two memory enable inputs are provided to control the output states. When the enable inputs are in the low state, the outputs present the contents of the selected word.

If either or both of the enable inputs is raised to a high level, it causes all 8 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as ROM's as well as PROM's.

PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.


### features


- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access-60 ns max Enable access-35 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE<sup>TM</sup> programming
- High density 20-pin package
- ROM mates are DM74S271 and DM74S371

	Military	Commercial	Open- Collector	TRI-STATE	Package
DM74S470		Х	Х		N, J
DM74S471		×		X	N, J
DM54S470	×		Х		J
DM54S471	Х			X	J


# block diagram

# connection diagram





# logic symbol



absolute maximum rating	gs (Note 1)	operating conditions						
			MIŅ	MAX	UNITS			
Supply Voltage (Note 2)	0.5V to +7V	Supply Voltage (VCC)						
Input Voltage (Note 2)	-1.2V to +5.5V	DM54S470, DM54S471	4.5	5.5	· V			
Output Voltage (Note 2)	-0.5V to +5.5V	DM74S470, DM74S471	4.75	5.25	v			
Storage Temperature Lead Temperature (Soldering, 10 seconds)	–65°C to +150°C 300°C	Ambient Temperature (T <sub>A</sub> ) DM54S470, DM54S471 DM74S470, DM74S471	-55 0	+125 +70	°C °C			
		Logical "0" Input Voltage (Low)	0	8.0	V			
		Logical "1" Input Voltage (High)	2.0	5.5	V			

# dc electrical characteristics (Note 3)

			DM54S	470, DM	548471	DM749	470, DN	1748471	
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IIL	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μΑ
ΊΗ	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			25			25	μΑ
11 1	Input Leakage Current, All Inputs	VCC = Max, VIN = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.45		0.35	0.45	٧
VIL	Low Level Input Voltage				0.80			0.80	٧
VIH	High Level Input Voltage		2.0			2.0			٧
ICEX	Output Leakage Current	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 2.4V			50			50	μΑ
	(Open-Collector Only) (Note 5)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
٧c	Input Clamp Voltage	VCC = Min, I <sub>IN</sub> = -18 mA		-0.8	-1.2		-0.8	-1.2	٧
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
CO	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
ICC	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		120	150		120	150	mA
TRI-S1	TATE PARAMETÉRS								
ISC	Output Short Circuit Current (Note 5)	V <sub>O</sub> = 0V, V <sub>CC</sub> = Max, (Note 4)	-20	-45	-70	-20	-45	-70	mA
lHZ	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Voн	Output Voltage High, (Note 5)	I <sub>OH</sub> = -2 mA	2.4	3.2					٧
		IOH = -6.5 mA				2.4	3.2		V

# ac electrical characteristics (With standard load)

PARAMETER		CONDITIONS	i	DM54S470, DM54S471 5V ±10%; -55°C to +125°C			DM74S470, DM74S471 5V ±5%; 0°C to +70°C		
			MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time			40	75		40	. 60	ns
tEA	Enable Access Time			20	40		20	30	ns
tER	Enable Recovery Time			20	40		20	30	ns

- Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
- Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
- Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.
- Note 4: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.
- Note 5: To measure VOH, ICEX or ISC on an unprogrammed part, apply 10.5V.



# DM54S473/DM74S473 open-collector 4096-bit PROM DM54S472/DM74S472 TRI-STATE® 4096-bit PROM

# general description

These Schottky PROM memories are organized in the popular 512 words by 8 bits configuration. A memory enable input is provided to control the output states. When the enable input is in the low state, the outputs present the contents of the selected word.

If the enable input is raised to a high level, it causes all 8 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions.

PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

# features


- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access—65 ns max Enable access—40 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE<sup>TM</sup> programming
- Board level programming
- High density 20-pin package

1 1 11 1	Military	Commercial	Open- Collector	TRI-STATE	Package	
DM74S473		X	Х	١	N, J	
DM74S472		×		X	N, J	l
DM54S473	Х		X		J	
DM54S472	×	ŀ		×	J	


# block diagram

# AS O 1/84 AS O 0 1

# connection diagram



# logic symbol



absolute maximum ratin	gs (Note 1)	operating condition	S		
			MIN	MAX	UNITS
Supply Voltage (Note 2)	0.5V to +7V	Supply Voltage (VCC)			
Input Voltage (Note 2)	-1.2V to +5.5V	DM54S473, DM54S472	4.5	5.5	V
Output Voltage (Note 2)	-0.5V to +5.5V	DM74S473, DM74S472	4.75	5.25	V
Storage Temperature Lead Temperature (Soldering, 10 seconds)	–65°C to +150°C 300°C	Ambient Temperature (T <sub>A</sub> ) DM54S473, DM54S472	55	+125	°c
		DM74S473, DM74S472	0	+70	°C
		Logical "0" Input Voltage (Low)	0	8.0	V
		Logical "1" Input Voltage (High)	2.0	5.5	V

# dc electrical characteristics (Note 3)

			DM54	18473, 54	18472	DM74S473, 74S472			LIMITS
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IIL	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μΑ
liH	Input Leakage Current, All Inputs	VCC = Max, VIN = 2.7V			25			25	μΑ
η.	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	VCC = Min, IOL = 16 mA		0.35	0.5		0.35	0.5	V
VIL	Low Level Input Voltage			7	0.80			0.80	V
VIH	High Level Input Voltage		2.0			2.0			. V
ICEX	Output Leakage Current	VCC = Max, VCEX = 2.4V			50			50	μΑ
	(Open-Collector Only) (Note 5)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
٧c	Input Clamp Voltage	VCC = Min, IIN = -18 mA		-0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
co	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0	·	pF
Icc	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		135	165		135	165	mA
TRI-ST	TATE PARAMETERS								
Isc	Output Short Circuit Current (Note 5)	V <sub>O</sub> = 0V, V <sub>CC</sub> = Max, (Note 4)	-20	-45	-70	-20	-45	-70	mA
lHZ	Output Leakage (TRI-STATE)	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Vон	Output Voltage High, (Note 5)	I <sub>OH</sub> = -2 mA	2.4	3.2					٧
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		٧

# ac electrical characteristics (With standard load)

			j .	18473, 54		DM74S473, 74S472				
PARAMETER		CONDITIONS	5V ±10%	5V ±5%	UNITS					
			MIN	TYP	MAX	MIN	TYP	MAX		
tAA	Address Access Time			45	80		45	65	ns	
tEA	Enable Access Time			28	55		28	40	ns	
tER	Enable Recovery Time			28	55		28	40	ns	

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 4: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

Note 5: To measure  $V_{OH}$ ,  $I_{CEX}$  or  $I_{SC}$  on an unprogrammed part, apply 10.5V.



# DM54S570/DM74S570 open-collector 2048-bit PROM DM54S571/DM74S571 TRI-STATE® 2048-bit PROM

# general description

These Schottky memories are organized in the popular 512 words by 4 bits configuration. A memory enable input is provided to control the output states. When the enable input is in the low state, the outputs present the contents of the selected word.

If the enable input is raised to a high level, it causes all 4 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as ROM's as well as PROM's.

PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

### features


- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access—55 ns max
   Enable access—30 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE<sup>TM</sup> programming
- Board level programming
- ROM mates are DM74S270 and DM74S370

	Military	Commercial	Open- Collector	TRI-STATE	Package
DM74S570		Х	Х		N, J
DM74S571		X		х	N, J
DM54S570	Х		Х		J
DM54S571	X			×	J


# block diagram

# MOST SIGNIFICANT ADDRESS BIT A8 O A7 O **BUFFERS** 2048-BIT CELLS 64 X 32-BIT MEMORY MATRIX AND 1/64 DECODE A6 O-A5 O-A4. O-A2 O 1/8 DECODE 1/8 DECODE 1/8 DECODE RUFFERS OUTPUT ĒĪ O MOST SIGNIFICAN

# connection diagram



# logic symbol



absolute maximum ratin	gs (Note 1)	operating condition	operating conditions					
			MIN	MAX	UNITS			
Supply Voltage (Note 2)	0.5V to +7V	Supply Voltage (V <sub>CC</sub> )						
Input Voltage (Note 2)	-1.2V to +5.5V	DM54S570, DM54S571	4.5	5.5	V			
Output Voltage (Note 2)	-0.5V to +5.5V	DM74S570, DM74S571	4.75	5.25	· V			
Storage Temperature Lead Temperature (Soldering, 10 seconds)	−65°C to +150°C 300°C	Ambient Temperature (T <sub>A</sub> ) DM54S570, DM54S571 DM74S570. DM74S571	-55 0	+125 +70	°c °c			
			-		_			
		Logical "0" Input Voltage (Low)	0	8.0	V			
		Logical "1" Input Voltage (High)	2.0	5.5	V			

# dc electrical characteristics (Note 3)


	D. D. A. F. T. D.	CONDITIONS	DM5	48570, 5	48571	DM7	4\$570, 7	48571	
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IIL	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μΑ
ΊΗ	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			25			25	μА
l <sub>l</sub>	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.5		0.35	0.5	٧
VIL	Low Level Input Voltage				0.80			0.80	V
VIH	High Level Input Voltage		2.0			2.0			V
ICEX	Output Leakage Current	VCC = Max, VCEX = 2.4V			50			50	μΑ
	(Open-Collector Only) (Note 5)	VCC = Max, VCEX = 5.5V			100			100	μΑ
٧c	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA		-0.8	-1.2		-0.8	-1.2	٧
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
СО	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
Icc	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		90	130		90	130	mΑ
TRI-ST	TATE PARAMETERS		Lizzon Samuel						
ISC	Output Short Circuit Current (Note 5)	V <sub>O</sub> = 0V, V <sub>CC</sub> = Max, (Note 4)	-30	-60	-100	-30	-60	-100	mA
lнz	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
VoH	Output Voltage High, (Note 5)	I <sub>OH</sub> = −2 mA	2.4	3.2					V
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		V

# ac electrical characteristics (With standard load)

PARAMETER		CONDITIONS	1	DM54S570, 54S571 5V ±10%;-55°C to +125°C			DM74S570, 74S571 5V ±5%; 0°C to +70°C		
		MIN	TYP	MAX	MIN	TYP	MAX	1	
tAA	Address Access Time	(Figure 1)		40	65		40	55	ns
tEA	Enable Access Time	(Figure 2)		20	35		20	30	ns
tER	Enable Recovery Time	(Figure 2)		20	35		20	30	ns

- Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.
- Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.
- Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.
- Note 4: During I<sub>SC</sub> measurement, only one output at a time should be grounded. Permanent damage may otherwise result.
- Note 5: To measure V<sub>OH</sub>, I<sub>CEX</sub> or I<sub>SC</sub> on an unprogrammed part, apply 10.5V to both A8 and A2 (pin 14 and pin 7).

# standard test load



\*C<sub>L</sub> includes probe and jig capacitance.

### ■ Input waveforms are supplied by a pulse generator having the following characteristics: PRR = 1 MHz, $Z_{OUT} = 50\Omega$ , $t_r \le 2.5$ ns and $t_f \le 2.5$ ns (between 1.0V and 2.0V).

- tAA is measured with both enable inputs at a steady low level.
- tEA and tER are measured from the 1.5V on inputs and outputs with all address inputs at a steady level and with the unused enable input at a steady low level.

# switching time waveforms




FIGURE 1. Address Access Time






FIGURE 2. Enable Access Time and Recovery Time

# typical performance characteristics




**Typical Switching Characteristics** as a Function of VCC (TA = 25°C, Standard Load)




# equivalent circuits

Equivalent of Each Input






Typical Open-Collector Output



# equivalent circuits (Continued)

# Programming Equivalent Circuit for One Memory Output (Applies to All NSC Generic Schottky PROMs)



# programming procedure

These parts are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical "0") for all addresses. In order to generate a high level on the outputs, the part must be programmed. Information on available programming equipment may be obtained from National. However, if it is desired to build your own programmer, the following conditions must be observed.

- Programming should be attempted only at temperatures between 15°C and 30°C.
- Addresses and chip enable pins must be driven from normal TTL logic levels during both programming and verification.
- Programming will occur at a selected address when V<sub>CC</sub> is held at 10.5V, the appropriate output is held at 10.5V and the chip is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedure must be followed:
  - a) Select the desired word by applying a high or low level to the appropriate address inputs. Disable the chip by applying a high level to the enable input.

- b) Increase V<sub>CC</sub> to 10.5V ±0.5V with the rate of increase being between 1.0 and 10.0 V/µs. Since V<sub>CC</sub> supplies the current to program the fuse as well as the I<sub>CC</sub> of the device at programming voltage, it must be capable of supplying 400 mA at 11.0V.
- c) Select the output where a high level is desired by raising that output voltage to 10.5V  $\pm 0.5V$ . Limit the rate of increase to a value between 1.0 and 10.0 V/µs. This voltage change may occur simultaneously with the increase in VCC but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or tied to a high impedance source of at least 20 k $\Omega$ . (Remember that the outputs of the device are still disabled at this time because the chip enable is high.)

### programming procedure (Continued)


- d) Enable the device by taking the chip enable to a low level. This is done with a pulse of 10  $\mu$ s. The 10  $\mu$ s duration refers to the time that the circuit is enabled. Normal input levels are used and rise and fall times are not critical.
- e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing V<sub>CC</sub> to 4.0V ±0.2V. Verification at a V<sub>CC</sub> level of 4.0V will guarantee proper output states over the V<sub>CC</sub> and temperature range of the programmed part. The chip must be enabled to sense the state of the outputs. During verification, the loading of the output must be within specified I<sub>OL</sub> and I<sub>OH</sub> limits. Steps b, c and d must be repeated 10 times or until verification that the bit has programmed.
- f) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
- g) Repeat steps a through f for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of VCC at programming voltage must be limited to a maximum of 25%. This is necessary to minimize chip junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.

Note: Since only an enabled chip is programmed, it is possible to program these parts at the board level if all programming parameters are complied with.

# programming parameters Do not test or you may program the device.

	PARAMETERS	CONDITIONS	MIN	RECOMMENDED VALUE	MAX	UNITS
VCCP	Required VCC for Programming		10.0	10.5	11.0	V
ICCP	ICC During Programming	V <sub>CC</sub> = 11V			400	mA
VOP	Required Output Voltage for Programming		10.0	10.5	11.0	V.
IOP	Output Current while Programming	V <sub>OUT</sub> = 11V			20	mA
tRR	Rate of Voltage Change of VCC or Output		1.0		10.0	V/μs
PWE	Programming Pulse Width (Enabled)		9	10	.11	μs
Vccv	Required VCC for Verification		3.8	4.0	4.2	v
MDC	Maximum Duty Cycle for VCC at VCCP			25	25	%

# programming waveforms



T1 = 100 ns min

T2 = 5  $\mu s$  min (T2 may be  $\geq$  0 if  $V_{CCP}$  rises at the same rate or faster than  $V_{OP}$ )

T3 = 100 ns min

T4 = 100 ns min

T5 = 100 ns min

\*PWE is repeated for 5 additional pulses after verification of V<sub>OH</sub> indicates a bit has programmed



# DM54S572/DM74S572 open-collector 4096-bit PROM DM54S573/DM74S573 TRI-STATE® 4096-bit PROM

# general description

These Schottky PROM memories are organized in the popular 1024 words by 4 bits configuration. Two memory enable inputs are provided to control the output states. When the enable inputs are in the low state, the outputs present the contents of the selected word.

If either or both of the enable inputs is raised to a high level, it causes all 4 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE® versions.


PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

### features


- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access—60 ns max Enable access—35 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE<sup>TM</sup> programming
- Board level programming
- High density 18-pin package

	Military	Commercial	Open- Collector	TRI-STATE	Package
DM74S572		Х	×		N, J
DM74S573		×		×	N, J
DM54S572	Х		Х		j
DM54S573	X /			×	j


# block diagram



# connection diagram



# logic symbol



absolute maximum ratings (Note	operating conditions					
			MIN	MAX	UNITS	
Supply Voltage (Note 2) -0.5\	V to +7V	Supply Voltage (VCC)		Mark Sales		
Input Voltage (Note 2) -1.2V	to +5.5V	DM54S572, DM54S573	4.5	5.5	v	
	to +5.5V	DM74S572, DM74S573	4.75	5.25	V	
	o +150°C	Ambient Temperature (T <sub>A</sub> )	-			
Lead Temperature (Soldering, 10 seconds)	300°C	DM54S572, DM54S573	-55	+125	°C	
		DM74S572, DM74S573	0	+70	°C	
		Logical "0" Input Voltage (Low)	0	8.0	V	
		Logical "1" Input Voltage (High)	2.0	5.5	v	

# dc electrical characteristics (Note 3)

			DM54	S572, 54	1\$573	DM7	18572, 7	48573	. N. C. P.
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
IIL.	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μΑ
ίн	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			25			25	μΑ
I <sub>1</sub>	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0			1.0	mA .
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.45		0.35	0.45	V
VIL	Low Level Input Voltage				0.80			0.80	. V
VIH	High Level Input Voltage		2.0			2.0			V
ICEX	Output Leakage Current	VCC = Max, VCEX = 2.4V			50			50	μΑ
	(Open-Collector Only) (Note 5)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
٧c	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA		−0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
co	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
lcc	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		125	140		125	140	mA
TRI-ST	TATE PARAMETERS				- 1			A see a	
Isc	Output Short Circuit Current (Note 5)	$V_O = 0V$ , $V_{CC} = Max$ , (Note 4)	-20	-45	-70	-20	<b>−45</b>	-70	mA
lHZ	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μА
Vон	Output Voltage High, (Note 5)	I <sub>OH</sub> = -2 mA I <sub>OH</sub> = -6.5 mA	2.4	3.2		2.4	3.2		V V

# ac electrical characteristics (With standard load)

	PARAMETER	CONDITIONS		18572, 5 ; -55°C t	4S573 o+125°C		4S572, 7 6; 0°C to		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time		A Section 1	40	75		40	60	ns
tEA	Enable Access Time			25	45		25	35	ns
tER	Enable Recovery Time			25	45		25	35	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 4: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

Note 5: To measure VOH, ICEX or ISC on an unprogrammed part, apply 10.5V to both A5 and A2 (pin 2 and pin 7).



# DM7577/DM8577 256-bit programmable read only memory

# general description

The DM7577/DM8577 is a field-programmable, 256-bit, read only memory organized as 32 words of 8 bits each. This monolithic, high-speed, transistor-transistor-logic (TTL) memory array is addressed in 5-bit binary with full on-chip decoding. An overriding memory-enable input is provided which, when taken high, will inhibit the function causing all eight outputs to remain high. The organization is expandable to 1,856 words of n-bits with no additional output buffering.

The address of an 8-bit word is accomplished through the buffered binary select inputs in coincidence with a low logic level at the enable input. Where multiple DM7577/DM8577 devices are used in a memory system, the enable input allows easy decoding of additional address bits.

Data can be electronically programmed, as desired, at any of the 256-bit locations of the DM7577/DM8577 in accordance with the programming procedure specified. Prior to programming, the memory contains a high-logic-level output condition at all 256 bit locations. The programming procedure open-circuits nichrome links which results in a low-logic-level output at selected locations. The procedure is irreversible and, once altered, the

output for that bit is permanently programmed to provide a low logic level. Outputs never having been altered may later be programmed to supply a low-level output. Operation of the unit within the recommended operating conditions will not alter the memory content.

The mask-programmable DM5488/DM7488 can be used to replace the DM7577/DM8577 as they are functionally and mechanically identical.

### features

- Field programmable for custom or prototype memories
- Mask-programmable DM5488/DM7488 is a direct replacement for the DM7577/DM8577
- Typical access time

35 ns

- Organized as 32 words of 8-bits each
- Ideal for microprogramming and code converters
- Open-collector outputs are easily expanded
- Fully-decoded buffered inputs
- Fully compatible with most TTL and DTL circuits
- Pin compatible with SN74188A

# connection diagram

# 

Order Number DM7577D or DM8577D See Package 3

Order Number DM8577N See Package 15

### absolute maximum ratings (Note 1) operating conditions MIN UNITS MAX Supply Voltage, VCC 7.0V Supply Voltage (VCC) 5.5V DM7577 Input Voltage 4.5 5.5 Output Voltage 5.5V DM8577 4.75 5.25 -65°C to +150°C Storage Temperature Range Temperature (T<sub>A</sub>) °c DM7577 -55 +125 DM8577 °C +70 High-Level Output Voltage v 5.5 Low-Level Output Current 12 mΑ

# recommended conditions for programming

CONDITIONS	MIN	TYP	MAX	UNITS
 Supply Voltage, V <sub>CC</sub>	5.0		5.5	V
Input Voltage				
Low Level	0		0.5	V
High Level	2.4		5.0	V
Programming Pulse Amplitude	20		22	V
Programming Pulse Rise Time	1.0	5.0	10	μs
Programming Pulse Current Limit	100		200	mA
Programming Pulse Width	10	20	50	ms
Case Temperature	25		75	°C

# electrical characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
High Level Input Voltage (V <sub>IH</sub> )		2			V
Low Level Input Voltage (VIL)				0.8	. v
Input Clamp Voltage (V <sub>I</sub> )	V <sub>CC</sub> = Min, I <sub>I</sub> = -12 mA			-1.5	V
High Level Output Current (I <sub>OH</sub> )	$V_{CC} = Min, V_{IH} = 2V,$ $V_{IL} = 0.8V, V_{OH} = 5.5V$			100	μΑ
Low Level Output Voltage (V <sub>OL</sub> )	V <sub>CC</sub> = Min, V <sub>IH</sub> = 2V V <sub>IL</sub> = 0.8V, I <sub>OL</sub> = 12 mA			0.4	٧
Input Current at Maximum Input Voltage (I <sub>I</sub> )	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1	mA
High Level Input Current (IIH)	$V_{CC} = Max$ , $V_1 = 2.4V$			40	. μΑ
Low Level Input Current (IIL)	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V	1		-1	mA
Supply Current, All Outputs High (I <sub>CCH</sub> )	V <sub>CC</sub> = Max (Note 2)		50	80	·mA
Supply Current, All Outputs Low (I <sub>CCL</sub> )	V <sub>CC</sub> = Max (Note 3)		82	110	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: I<sub>CCH</sub> is measured with all inputs at 4.5V, all outputs open.

Note 3: I<sub>CCL</sub> is measured with enable input grounded, all other inputs at 4.5V, and all outputs open. The typical value shown is for the worst-case condition of all eight outputs low at one time. This condition may not be possible after the device has been programmed.

Note 4: For conditions shown as min or max, use the appropriate value specified under recommended operating conditions.

# switching characteristics $V_{CC} = 5V$ , $T_A = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	MIN	ТҮР	MAX	UNITS
Propagation Delay Time, Low to High Level Out- put (t <sub>PLH</sub> )	Enable	Any	$C_L$ = 30 pF to GND, $R_{L1}$ = 400 $\Omega$ to $V_{CC}$ , $R_{L2}$ = 600 $\Omega$ to GND		22	35	ns
Propagation Delay Time, High to Low Level Out- put (t <sub>PHL</sub> )	Enable	Any	$C_L$ = 30 pF to GND, $R_{L1}$ = 400 $\Omega$ to $V_{CC}$ , $R_{L2}$ = 600 $\Omega$ to GND		15	35	ns
Propagation Delay Time, Low to High Level Out- put (t <sub>PLH</sub> )	Select	Any	$C_L$ = 30 pF to GND, $R_{L1}$ = 400 $\Omega$ to $V_{CC}$ , $R_{L2}$ = 600 $\Omega$ to GND		35	50	ns
Propagation Delay Time, High to Low Level Out- put (t <sub>PHL</sub> )	Select	Any	$C_L$ = 30 pF to GND, $R_{L1}$ = 400 $\Omega$ to $V_{CC}$ , $R_{L2}$ = 600 $\Omega$ to GND		35	50	ns

# programming procedure


- Apply steady-state supply voltage (V<sub>CC</sub> = 5.0V, GND = 0V) and address the word to be programmed with specified input voltages.
- 2. Disable the outputs by applying a high logic level to the enable input.
- Only one bit location is programmed at a time. Open circuit all outputs except the one to be programmed as a low logic level.
- 4. Apply the specified programming pulse to the output to be programmed. The recommended pulse width


is 20 ms; however, 10 ms will program a high percentage of devices.


The bit programmed may be verified by checking the output for a low logic level after the enable input reaches a low logic level.

- 5. Repeat steps 2 through 4 for each output of this address to be programmed as a low level.
- 6. Advance to next address location and repeat steps 2 through 5.

# ac test circuit and switching time waveforms







Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns, PRR = 1 MHz, PDC = 50%, Amplitude = 3.0V, and  $Z_O$  = 50 $\Omega$ .

# DM7578/DM8578 TRI-STATE® 256-bit programmable read only memory

# general description

The DM7578/DM8578 is a field-programmable, 256-bit, read only memory organized as 32 words of 8 bits each. This monolithic, high-speed, transistor-transistor-logic (TTL) memory array is addressed in 5-bit binary with full on-chip decoding. An overriding memory-enable input is provided which, when taken high, will inhibit the function causing all eight outputs to remain in the high impedance (Z) state.

The address of an 8-bit word is accomplished through the buffered binary select inputs in coincidence with a low logic level at the enable input. Where multiple DM7578/DM8578 devices are used in a memory system, the enable input allows easy decoding of additional address bits. The TRI-STATE outputs eliminates the need for external pull-up resistors, and provides good capacitance drive capability.

Data can be electronically programmed, as desired, at any of the 256-bit locations of the DM7578/DM8578 in accordance with the programming procedure specified. Prior to programming, the memory contains a high-logic-level output condition at all 256 bit locations. The programming procedure open-circuits nichrome links which results in a low-logic-level output at selected locations.

The procedure is irreversible and, once altered, the output for that bit is permanently programmed to provide a low logic level. Outputs never having been altered may later be programmed to supply a low-level output. Operation of the unit within the recommended operating conditions will not alter the memory content.

The mask-programmable DM7598/DM8598 can be used to replace the DM7578/DM8578 as they are functionally and mechanically identical.

### features


- Field programmable for custom or prototype memories
- Mask-programmable DM7598/DM8598 is a direct replacement for the DM7578/DM8578.
- Typical access time

35 ns

- Organized as 32 words of 8-bits each
- Ideal for microprogramming and code converters
- TRI-STATE outputs are easily expanded
- Fully-decoded buffered inputs
- Fully compatible with most TTL and DTL circuits
- Pin compatible with SN74188A

# connection diagram

### Dual-In-Line Package



Order Number DM7578D or DM8578D See Package 3

Order Number DM8578N See Package 15 5

absolute maximum ratin	gs (Note 1)	operating conditions						
	-		MIN	MAX	UNITS			
Supply Voltage, V <sub>CC</sub> Input Voltage Output Voltage	7.0V 5.5V 5.5V	Supply Voltage (V <sub>CC</sub> ) DM7578 DM8578	4.5 4.75	5.5 5.25	V			
Storage Temperature Range Lead Temperature (Soldering, 10 seconds)	eture Range -65°C to +150°C		-55 0	+125 +70	°C °C			
		High-Level Output Voltage		5.5	v			
		Low-Level Output Current (IOL)		12	mA			
		High-Level Output Current (I <sub>OH</sub> ) DM7578 DM8578		-2.0 -5.2	mA mA			

# recommended conditions for programming

CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage (V <sub>CC</sub> )	5		5.5	V
Input Voltage				
Low Level	0		0.5	V
High Level	2.4		5	V
Programming Pulse Amplitude	20	e en	22	V
Programming Pulse Rise Time	1	5	, 10	<sub>1,2</sub> μs
Programming Pulse Current Limit	100		200	mA
Programming Pulse Width	10	20	50	ms
Case Temperature	25		75	°c

# electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
High Level Input Voltage (V <sub>IH</sub> )		2			V
Low Level Input Voltage (V <sub>IL</sub> )				0.8	V
Input Clamp Voltage (V <sub>I</sub> )	$V_{CC} = Min, I_1 = -12 \text{ mA}$	-		−1.5	V
High Level Output Voltage (V <sub>OH</sub> )	$V_{CC} = Min, V_{IH} = 2.0V,$ $V_{IL} = 0.8V, I_{OH} = Max$	2.4	*		V
Low Level Output Voltage (V <sub>OL</sub> )	$V_{CC} = Min, V_{IH} = 2.0V,$ $V_{IL} = 0.8V, I_{OL} = Max$			0.4	<b>V</b>
Off State (High Impedance State) Output Current $(I_{O(OFF)})$	$V_{CC} = Max, V_{IH} = 2.0V,$ $V_{O} = 2.4V$ $V_{O} = 0.5V$			40 40	μ <b>Α</b> μ <b>Α</b>
Input Current at Maximum Input Voltage (I <sub>I</sub> )	$V_{CC} = Max, V_1 = 5.5V$			1	mA
High Level Input Current (IIH)	$V_{CC} = Max, V_1 = 2.4V$			40	μΑ
Low Level Input Current (IIL)	$V_{CC} = Max, V_1 = 0.4V$			-1	mA `
Short Circuit Output Current (I <sub>OS</sub> ) (Note 3)	V <sub>CC</sub> = Max	-30	<i>j.</i> -	<b>−70</b>	mA .
Supply Current (I <sub>CC</sub> )	V <sub>CC</sub> = Max (Note 4)		82	110	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for DM7578 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM8578. All typicals are given for  $V_{CC}=5.0V$  and  $T_{A}=+25^{\circ}$ C.

Note 3: Duration of the short-circuit should not exceed one second. Only one output at a time should be shorted.

Note 4: I<sub>CC</sub> is measured with all inputs at 4.5V, all outputs open.

# switching characteristics V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	MIN	ТҮР	MAX	UNITS
Propagation Delay Time, Low to High Level Output (t <sub>PLH</sub> )	Select	Any	$R_L = 400\Omega$ , $C_L = 50 pF$		35	50	ns
Propagation Delay Time High to Low Level Output (t <sub>PHL</sub> )	Select	Any	$R_L = 400\Omega$ , $C_L = 50 pF$		35	50	ns
Output Enable Time to High Level (t <sub>ZH</sub> )	Enable	Any	$R_{L} = 400\Omega$ , $C_{L} = 50 pF$		19	35	ns
Output Enable Time to Low Level (t <sub>ZL</sub> )	Enable	Any	$R_L = 400\Omega$ , $C_L = 50 pF$	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	17	35	ns
Output Disable Time from High Level (t <sub>HZ</sub> )	Enable	Any	$R_L = 400\Omega$ , $C_L = 5 pF$		11	35	ns
Output Disable Time from Low Level (t <sub>LZ</sub> )	Enable	Any	$R_L = 400\Omega$ , $C_L = 5 pF$		21	35	ns

# programming procedure


- Apply steady-state supply voltage (V<sub>CC</sub> = 5.0V, GND = 0V) and address the word to be programmed with specified input voltages.
- 2. Disable the outputs by applying a high logic level to the enable input.
- Only one bit location is programmed at a time. Open circuit all outputs except the one to be programmed as a low logic level.
- 4. Apply the specified programming pulse to the output to be programmed. The recommended pulse width is


20 ms; however, 10 ms will program a high percentage of devices.

The bit programmed may be verified by checking the output for a low logic level after the enable input reaches a low logic level.

- 5. Repeat steps 2 through 4 for each output of this address to be programmed as a low level.
- 6. Advance to next address location and repeat steps 2 through 5.

# ac test circuit and switching time waveforms





Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \leq 10$  ns,  $t_f \leq 10$  ns, PRR = 1 MHz, PDC = 50%, Amplitude = 3.0V, and  $Z_Q = 50\Omega$ .



# PRELIMINARY DM77S221/DM87S221 open-collector 2048-bit PROM with latches DM77S222/DM87S222 TRI-STATE® 2048-bit PROM with latches

# general description

These Schottky PROM memories are organized in the popular 256 words by 8 bits configuration. A memory enable input is provided to control the output states. When the enable input is in the low state, the outputs present the contents of the selected word. An output latch control is provided. If the latch control pin is high, the data falls through to the output enable gate. If the latch control pin is low, the data is latched and the addresses may be changed without affecting the output data.


PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

## features


- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access-60 ns max Enable access - 30 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE<sup>TM</sup> programming
- Open-collector or TRI-STATE® outputs
- Board level programming
- High density 20-pin package
- ROM mates are DM87S201 and DM87S202

	Military	Commercial	Open- Collector	TRI-STATE	Package
DM87S221		Х	х		N, J
DM87S222		×		×	N, J
DM77S221	X		X		J
DM77S222	X			×	J


# block diagram



# connection diagram



# logic symbol



absolute maximum rating	S (Note 1)	operating condition	operating conditions				
			MIN	MAX	UNITS		
Supply Voltage (Note 2)	-0.5V to +7V	Supply Voltage (VCC)					
Input Voltage (Note 2)	-1.2V to +5.5V	DM77S221, DM77S222	4.5	5.5	V		
Output Voltage (Note 2)	-0.5V to +5.5V	DM87S221, DM87S222	4.75	5.25	V		
Storage Temperature Lead Temperature (Soldering, 10 seconds)	–65°C to +150°C 300°C	Ambient Temperature (T <sub>A</sub> ) DM77S221, DM77S222 DM87S221, DM87S222	-55 0	+125 +70	°C °C		
		Logical "0" Input Voltage (Low)	0	8.0	V		
		Logical "1" Input Voltage (High)	2.0	5.5	V		

# dc electrical characteristics (Note 3)

			DM7	7S221, 7	78222	DM87S221, 87S222			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
HL	Input Load Current, All Inputs	VCC = Max, VIN = 0.45V		-80	-250		-80	-250	μΑ
!iн	Input Leakage Current, All Inputs	VCC = Max, VIN = 2.7V			25			25	μΑ
lj .	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	VCC = Min, IOL = 16 mA		0.35	0.45		0.35	0.45	٧
VIL	Low Level Input Voltage				0.80			0.80	٧
VIH	High Level Input Voltage		2.0			2.0			· V
ICEX	Output Leakage Current	VCC = Max, VCEX = 2.4V			50			50	μΑ
	(Open-Collector Only) (Note 5)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
٧c	Input Clamp Voltage	VCC = Min, I <sub>IN</sub> = -18 mA		-0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	$V_{CC} = 5V$ , $V_{IN} = 2V$ , $T_A = 25^{\circ}C$ , 1 MHz		4.0			4.0		pF
CO	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
<sup>1</sup> CC	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		120	150		120	150	mA
TRI-ST	ATE PARAMETERS				Two is	1, 5, 5, 5			
ISC	Output Short Circuit Current (Note 5)	$V_O = 0V$ , $V_{CC} = Max$ , (Note 4)	-20	<b>−45</b>	-70	-20	<b>−45</b>	-70	mA
lнz	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μА
Voн	Output Voltage High, (Note 5)	I <sub>OH</sub> = -2 mA	2.4	3.2			1.00		٧
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		V

# ac electrical characteristics (With standard load)

	PARAMETER	CONDITIONS	DM778221, 778222 5V ±10%; -55°C to +125°C			DM87S221, 87S222 5V ±5%; 0°C to +70°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time		1	40	75		40	60	ns
tEA	Enable Access Time			20	40		20	30	ns
tER	Enable Recovery Time			20	40		20	30	ns
tLO	Latch To Output			15	30		15	20	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 4: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

Note 5: To measure VOH, ICEX or ISC on an unprogrammed part, apply 10.5V.



# Bipolar PROMs

# DM77S229/DM87S229 open-collector 8192-bit PROM DM77S228/DM87S228 TRI-STATE® 8192-bit PROM

#### general description

These Schottky PROM memories are organized in the popular 1024 words by 8 bits configuration. Four memory enable inputs are provided to control the output states. When E1 and E2 are low and E3 and E4 are high, the output presents the contents of the selected word.

If E1 or E2 are high, or E3 or E4 are low, it causes all 8 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as ROM's as well as PROM's.


PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

#### features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access—70 ns max Enable access—45 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE<sup>TM</sup> programming
- Board level programming
- ROM mates are DM85S29 and DM85S28


1		Military	Commercial	Open- Collector	TRI-STATE	Package
	DM87S229		X	Х		N, J
	DM87S228		X		Х	N, J
	DM77S229	X		Х		J
	DM77S228	X			Х	J

#### block diagram



## connection diagram





absolute maximu	m ratings	operating condition	S				
					MIN	MAX	UNITS
Supply Voltage (Note 2)		0.5V to +7V		Supply Voltage (VCC)			
Input Voltage (Note 2)		-1.2V to +5.5V		DM77S229, DM77S228	4.5	5.5	V
Output Voltage (Note 2)		-0.5V to +5.5V		DM87S229, DM87S228	4.75	5.25	v
Storage Temperature Lead Temperature (Soldering,	10 seconds)	-65°C to +150°C 300°C		Ambient Temperature (T <sub>A</sub> ) DM77S229, DM77S228 DM87S229, DM87S228	-55 0	+125 +70	°C °C
				Logical "0" Input Voltage (Low)	0	8.0	V
				Logical "1" Input Voltage (High)	2.0	5.5	V

## dc electrical characteristics (Note 3)

1.5	PARAMETER		DM7	78229, 7	78228	DM87S229, 87S228			
		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IIL	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μΑ
lін	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			25			25	μА
l <sub>1</sub>	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.45		0.35	0.45	V
VIL	Low Level Input Voltage				0.80			0.80	V
VIH	High Level Input Voltage		2.0			2.0			V
CEX	Output Leakage Current	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 2.4V			50			50	μА
	(Open-Collector Only) (Note 5)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μА
٧c	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA	. :	-0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	$V_{CC}$ = 5V, $V_{IN}$ = 2V, $T_A$ = 25°C, 1 MHz		4.0			4.0		pF
co	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
ICC	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		135	170		135	170	mA
TRI-ST	ATE PARAMETERS								
Isc	Output Short Circuit Current (Note 5)	$V_O = 0V$ , $V_{CC} = Max$ , (Note 4)	-20	-45	-70	-20	-45	-70	mA
lHZ	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Voн	Output Voltage High, (Note 5)	I <sub>OH</sub> = -2 mA	2.4	3.2					V
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		V

#### ac electrical characteristics (With standard load)

PARAMETER		CONDITIONS	DM77S229, 77S228 5V ±10%; -55°C to +125°C			DM87S229, 87S228 5V ±5%; 0°C to +70°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time			57	90		57	70	ns
tEA	Enable Access Time			31	60		31	45	ns
tER	Enable Recovery Time			31	60		31	45	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 4: During I<sub>SC</sub> measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

Note 5: To measure V<sub>OH</sub>, I<sub>CEX</sub> or I<sub>SC</sub> on an unprogrammed part, apply 10.5V.



## **Bipolar PROMs**

# DM77S295/DM87S295 open-collector 4096-bit PROM DM77S296/DM87S296 TRI-STATE® 4096-bit PROM

#### general description

These Schottky memories are organized in the popular 512 words by 8 bits configuration. Four memory enable inputs are provided to control the output states. When E1 and E2 are low and E3 and E4 are high, the output presents the contents of the selected word.

If E1 or E2 are high, or E3 or E4 are low, it causes all 8 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as ROM's as well as PROM's.

PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.


#### features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access—65 ns
   Enable access—35 ns
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE<sup>TM</sup> programming
- Board level programming
- ROM mates are DM87S95 and DM87S96


#### connection diagram

Dual-In-Line Package


	Military	Commercial	Open- Collector	TRI-STATE	Package
DM87S295		X	X		N, J
DM87S296		Χ .		×	N, J
DM77S295	х		Х		J
DM77S296	Х			×	J



#### block diagram



## logic symbol



absolute maximum ratin	gs (Note 1)	operating conditions							
		•	MIN	MAX	UNITS				
Supply Voltage (Note 2)	-0.5V to +7V	Supply Voltage (VCC)							
Input Voltage (Note 2)	-1.2V to +5.5V	DM77S295, DM77S296	4.5	5.5	V				
Output Voltage (Note 2)	-0.5V to +5.5V	DM87S295, DM87S296	4.75	5.25	V				
Storage Temperature Lead Temperature (Soldering, 10 seconds)	–65°C to +150°C 300°C	Ambient Temperature (T <sub>A</sub> ) DM77S295, DM77S296 DM87S295, DM87S296	-55 0	+125 +70	°C °C				
		Logical "0" Input Voltage (Low)	0	8.0	v				
•		Logical "1" Input Voltage (High)	2.0	5.5	V				

## dc electrical characteristics (Note 3)

		CONDITIONS	DM77\$295, 296			DM87S295, 296			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IIL	Input Load Current, All Inputs	VCC = Max, VIN = 0.45V		-80	-250		-80	-250	μΑ
Ιн	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			25			25	μΑ
l <sub>l</sub>	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	VCC = Min, IOL = 16 mA		0.35	0.5		0.35	0.5	٧
VIL	Low Level Input Voltage				0.80			0.80	٧
VIH	High Level Input Voltage	anangan magan) manganan mendelebah di 1990 di	2.0			2.0			٧
ICEX	Output Leakage Current	VCC = Max, VCEX = 2.4V			50			50	μΑ
	(Open-Collector Only) (Note 5)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
Vc	Input Clamp Voltage	VCC = Min, I <sub>IN</sub> = -18 mA		-0.8	-1.2		-0.8	-1.2	٧
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0	*	ρF
co	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
ICC	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		115	170		115	170	mA
TRI-ST	ATE PARAMETERS			<del></del>	2		***************************************	A	
Isc	Output Short Circuit Current (Note 5)	V <sub>O</sub> = 0V, V <sub>CC</sub> = Max, (Note 4)	-30	-60	-100	-30	-60	-100	mA
lHZ	Output Leakage (TRI-STATE)	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
VoH	Output Voltage High, (Note 5)	IOH = -2 mA	2.4	3.2					٧
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		V

#### ac electrical characteristics (With standard load)

				DM77\$295, 296			DM87\$295, 296			
	PARAMETER	CONDITIONS		5∨ ±10%	;−55°C t	o +125°C	5V ±5%	; 0°C to	+70°C	UNITS
				MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time	(Figure 1)	1 4		40	75		40	65	ns
tEA	Enable Access Time	(Figure 2)			20	40		20	35	ns
tER	Enable Recovery Time	(Figure 2)			20	40		20	35	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.


Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

Note 3: These limits apply over the entire operating range unless stated otherwise. All typical values are for VCC = 5V and TA = 25°C.

Note 4: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

Note 5: To measure VOH, ICEX or ISC on an unprogrammed part, apply 10.5V to both A7 and A2 (pin 1 and pin 6).

#### standard test load



\*CL includes probe and jig capacitance.

- Input waveforms are supplied by a pulse generator having the following characteristics: PRR = 1 MHz,  $Z_{\mbox{OUT}}$  = 50  $\!\Omega$  ,  $t_{\mbox{\scriptsize r}} \leq$  2.5 ns and  $t_{\mbox{\scriptsize f}} \leq$  2.5 ns (between 1.0V and 2.0V).
- tAA is measured with both enable inputs at a steady low level.
- tEA and tER are measured from the 1.5V on inputs and outputs with all address inputs at a steady level and with the unused enable input at a steady

#### switching time waveforms




FIGURE 1. Address Access Time






FIGURE 2. Enable Access Time and Recovery Time

## typical performance characteristics




**Typical Switching Characteristics** as a Function of V<sub>CC</sub> (T<sub>A</sub> = 25°C, Standard Load)




#### equivalent circuits

Equivalent of Each Input

Typical TRI-STATE Output




Typical Open-Collector Output



#### equivalent circuits (Continued)

Programming Equivalent Circuit for One Memory Output
(Applies to All NSC Generic Schottky PROMs)



#### programming procedure

These parts are shipped from the factory with all fuses intact. As a result, the outputs will be low (logical "0") for all addresses. In order to generate a high level on the outputs, the part must be programmed. Information on available programming equipment may be obtained from National. However, if it is desired to build your own programmer, the following conditions must be observed.

- Programming should be attempted only at temperatures between 15°C and 30°C.
- Addresses and chip enable pins must be driven from normal TTL logic levels during both programming and verification.
- Programming will occur at a selected address when V<sub>CC</sub> is held at 10.5V, the appropriate output is held at 10.5V and the chip is subsequently enabled. To achieve these conditions in the appropriate sequence, the following procedure must be followed:
  - a) Select the desired word by applying a high or low level to the appropriate address inputs. Disable the chip by applying appropriate level to the enable inputs.

- b) Increase V<sub>CC</sub> to 10.5V ±0.5V with the rate of increase being between 1.0 and 10.0 V/μs. Since V<sub>CC</sub> supplies the current to program the fuse as well as the I<sub>CC</sub> of the device at programming voltage, it must be capable of supplying 400 mA at 11.0V.
- c) Select the output where a high level is desired by raising that output voltage to 10.5V ±0.5V. Limit the rate of increase to a value between 1.0 and 10.0 V/µs. This voltage change may occur simultaneously with the increase in VCC but must not precede it. It is critical that only one output at a time be programmed since the internal circuits can only supply programming current to one bit at a time. Outputs not being programmed must be left open or tied to a high impedance source of at least 20 kΩ. (Remember that the outputs of the device are still disabled at this time.)

#### programming procedure (Continued)


- d) Enable the device by applying appropriate levels to the chip enable inputs. This is done with a pulse of 10  $\mu$ s. The 10  $\mu$ s duration refers to the time that the circuit is enabled. Normal input levels are used and rise and fall times are not critical.
- e) Verify that the bit has been programmed by first removing the programming voltage from the output and then reducing V<sub>CC</sub> to 4.0V ±0.2V. Verification at a V<sub>CC</sub> level of 4.0V will guarantee proper output states over the V<sub>CC</sub> and temperature range of the programmed part. The chip must be enabled to sense the state of the outputs. During verification, the loading of the output must be within specified I<sub>OL</sub> and I<sub>OH</sub> limits. Steps b, c and d must be repeated 10 times or until verification that the bit has programmed.
- f) Following verification, apply five additional programming pulses to the bit being programmed. The programming procedure is now complete for the selected bit.
- g) Repeat steps a through f for each bit to be programmed to a high level. If the procedure is performed on an automatic programmer, the duty cycle of VCC at programming voltage must be limited to a maximum of 25%. This is necessary to minimize chip junction temperatures. After all selected bits are programmed, the entire contents of the memory should be verified.

Note: Since only an enabled chip is programmed, it is possible to program these parts at the board level if all programming parameters are complied with.

#### programming parameters Do not test or you may program the device.

	PARAMETERS	CONDITIONS	MIN	RECOMMENDED VALUE	MAX	UNITS
VCCP	Required V <sub>CC</sub> for Programming		10.0	10.5	11.0	V
ICCP	ICC During Programming	V <sub>CC</sub> = 11V			400	mA
VOP	Required Output Voltage for Programming		10.0	10.5	11.0	V
IOP	Output Current while Programming	V <sub>OUT</sub> = 11V			20	mA
tRR	Rate of Voltage Change of V <sub>CC</sub> or Output		1.0		10.0	V/μs
PWE	Programming Pulse Width (Enabled)		9	10	11	μs
Vccv	Required V <sub>CC</sub> for Verification		3.8	4.0	4.2	v
MDC	Maximum Duty Cycle for VCC at VCCP			25	25	%

#### programming waveforms



T1 = 100 ns min

T2 = 5  $\mu$ s min (T2 may be  $\geq$  0 if V<sub>CCP</sub> rises at the same rate or faster than V<sub>OP</sub>)

T3 = 100 ns min

T4 = 100 ns min

T5 = 100 ns min

\*PWE is repeated for 5 additional pulses after verification of V<sub>OH</sub> indicates a bit has programmed

#### MM1742 2048-bit read only memory

#### general description

The MM1742 is a 2048-bit static Read Only Memory which is electrically programmable and uses silicon gate technology to achieve bipolar compatibility. The device is a non-volatile memory organized as 256 8-bit words. Programming of the memory is accomplished by storing a charge in a cell location by applying a -47V pulse. Although a PROM die is used, factory programming is required.

#### features


- Electrically programmed for fast turn-around
- Fully decoded, 256 x 8 organization

- Bipolar compatible
- TRI-STATE® outputs
- Pin compatible with the MM1702A, C1702A, and C1302.

#### applications


- Code conversion
- Table look-up
- Micro-programming
- Character generator
- Random logic synthesis

#### block and connection diagrams



Note: In the read mode a logic "1" at the address inputs and data outputs is a high and logic "0" is a low.

#### Dual-In-Line Package



Order Number MM1742J See Package 11

#### Pin Names

A0-A7	Address Inputs
CS	Chip Select Input
D <sub>OUT 1</sub> - D <sub>OUT8</sub>	Data Outputs

#### absolute maximum ratings (Note 1)

Ambient Temperature  $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature  $-65^{\circ}\text{C to } + 125^{\circ}\text{C}$ Power Dissipation 2WRead Operation

Input Voltages and Supply Voltages with +0.5V to -20V

Respect to VCC

Lead Temperature (Soldering, 10 seconds) 300°C

#### dc characteristics

 $T_A = 0^{\circ} C$  to +70° C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$ , unless otherwise noted. Typical values are at nominal voltages and  $T_A = 25^{\circ} C$ . (Note 2)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ILI	Address and Chip Select Input Load Current	V <sub>IN</sub> = 0V			1	μΑ
lLO	Output Leakage Current	$V_{OUT} = 0V, \overline{CS} = V_{CC} - 2$			1	μΑ
IDD0	Power Supply Current	$V_{GG} = V_{CC}$ , $\overline{CS} = V_{CC} - 2$ $I_{OL} = 0$ mA, $T_A = 25^{\circ}$ C, (Note 2)		5	10	mA
I <sub>DD1</sub>	Power Supply Current	$\overline{CS} = V_{CC} - 2$ , $I_{OL} = 0$ mA, $T_A = 25^{\circ}C$		35	50	mA
I <sub>DD2</sub>	Power Supply Current	$\overline{CS} = 0$ , $I_{OL} = 0$ mA, $T_{A} = 25^{\circ}C$		32	46	mA
IDD3	Power Supply Current	$\overline{CS} = V_{CC} - 2, I_{OL} = 0 \text{ mA},$ $T_{A} = 0^{\circ}C$		38.5	60	mA
ICF1	Output Clamp Current	V <sub>OUT</sub> = -1V, T <sub>A</sub> = 0°C		8	14.	mA
I <sub>CF2</sub>	Output Clamp Current	V <sub>OUT</sub> = -1V, T <sub>A</sub> = 25°C			13	mA
IGG	Gate Supply Current				1	μΑ
VIL1	Input Low Voltage for TTL Interface		-1		V <sub>CC</sub> -4.1	V
V <sub>IL2</sub>	Input Low Voltage for MOS Interface		V <sub>DD</sub>		V <sub>CC</sub> -6	<b>V</b>
VIH	Address and Chip Select Input High Voltage		V <sub>CC</sub> -2		V <sub>CC</sub> +0.3	<b>V</b>
IOL	Output Sink Current	V <sub>OUT</sub> = 0.45V	1.6	4	'	mA
ЮН	Output Source Current	V <sub>OUT</sub> = 0V	-2			mA
VOL	Output Low Voltage	IOL = 1.6 mA		<b>−</b> 0.7	0.45	V
۷он	Output High Voltage	I <sub>OH</sub> = -100μA	3.5	4.5		V

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Note 2: Power-Down Option:  $V_{GG}$  may be clocked to reduce power dissipation. The average  $I_{DD}$  will vary between  $I_{DD0}$  and  $I_{DD1}$  depending on the  $V_{GG}$  duty cycle (see typical characteristics). For this option, please specify MM1742ALJ.

#### ac characteristics

 $T_A = 0^{\circ}C$  to  $\pm 70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$ , unless otherwise noted.

		PARAMETER	MIN	TYP	MAX	UNITS
-	Freq.	Repetition Rate			1	MHz
	t0H	Previous Read Data Valid			100	ns
	tACC	Address to Output Delay		0.7	1	μs
	tDVGG	Clocked VGG Set-Up,(Note 1)	1			μs
	tCS	Chip Select Delay			100	ns
	tco	Output Delay From CS			900	ns
	tOD	Output Deselect	. A.		300	ns
	tOHC	Data Out Hold in Clocked VGG Mode, (Note 1)			5	μs


## capacitance characteristics TA = 25°C (Note 3)

P	ARAMETER	co	ONDITIONS	MIN	TYP	MAX	UNITS
CIN	Input Capacitance	All Unused	VIN = VCC		8	15	pF
COUT	Output Capacitance	Pins Are	$\overline{CS} = V_{CC}$		10	15	pF
c <sub>VGG</sub>	VGG Capacitance, (Note 1)	At ac Ground	V <sub>OUT</sub> = V <sub>CC</sub> V <sub>GG</sub> = V <sub>CC</sub>			30	pF

Note 3: This parameter is periodically sampled and is not 100% tested.


#### read operation switching time waveforms

#### (a) Constant VGG Operation



Conditions of Test: Input pulse amplitudes: 0–4V,  $t_r$ ,  $t_f \le 50$  ns. Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{PD} \le 15$  ns.)  $C_L = 15$  pF.

#### (b) Power-Down Option (Note 1)





Note 1: The output will remain valid for tOHC as long as clocked VGG is at VCC. An address change may occur as soon as the output is sensed (clocked VGG may still be at VCC). Data becomes invalid for the old address when clocked VGG is returned to VGG.


Note 2: If  $\overline{\text{CS}}$  makes a transition from V<sub>IL</sub> to V<sub>IH</sub> while clocked V<sub>GG</sub> is at V<sub>GG</sub>, then deselection of output occurs at t<sub>OD</sub> as shown in static operation with constant V<sub>GG</sub>.


## typical performance characteristics


IDD Current vs Temperature VCC = SV 37 VDD = -9V 36 VGG = -9V IDD CURRENT (mA) 35 34 33 32 31 30 INPUTS = VCC OUTPUTS ARE OPEN 29 108 80 40 60 AMBIENT TEMPERATURE (°C)














## MM4243/MM5243 2048-bit read only memory

#### general description

The MM4243/MM5243 is a 2048-bit static Read Only Memory which is electrically programmable and uses silicon gate technology to achieve bipolar compatibility. The device is a non-volatile memory organized as 256 8-bit words or 512 4-bit words. Programming of the memory is accomplished by storing a charge in a cell location by applying a -50V pulse. Although a PROM die is used, factory programming is required. Separate output supply lead is provided to reduce internal power dissipation in the output stage (V<sub>LL</sub>).

#### features


- Electrically programmed for fast turn-around
- Bipolar compatibility
- +5V. -12V operation
- High speed operation
- 1µs max access time

- Pin compatible with MM5203Q, EPROM and the MM5213 masked ROM
- Static operation no clocks required
- Common data busing (TRI-STATE® output)
- Chip select output control
- 256 x 8 or 512 x 4 organization


#### applications


- Code conversion
- Random logic synthesis
- Table look-up
- Character generator
- Micro-programming

#### block and connection diagrams



## typical application





Order Number MM4243J or MM5243J See Package 11

#### **Operating Modes**

256 x 8 ROM connection (shown) Mode Control — HIGH (VSS)

A9 - LOW

512 x 4 ROM connections

Mode Control - LOW (GND or VDD)

A9 — Logic HIGH enables the odd (B1, B3...B7) outputs
A9 — Logic LOW enables the even (B2, B4...B8) outputs

The outputs are enabled when a logic LOW is applied to the Chip Select line.

## absolute maximum ratings

All Input or Output Voltages with Respect	
to Vss	0.3V to -20V
Power Dissipation	1W
Operating Temperature Range	
MM4243	-55°C to +85°C
MM5243	0°C to +70°C
Storage Temperature Range	-65°C to +125°C
Lead Temperature (Soldering, 10 seconds)	300°C

#### electrical characteristics

T<sub>A</sub> within operating temperature range,  $V_{SS}$  = 5V ±5%,  $V_{DD}$  =  $V_{LL}$  = -12V ±5%, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ILI .	Input Current	V <sub>IN</sub> = 0V			1	μΑ
ILO	Output Leakage	$V_{OUT} = 0V, \overline{CS} = V_{SS} - 2$			1	μΑ
ISS	Power Supply Current	$\overline{\text{CS}} = \text{V}_{\text{SS}} - 2$ , $\text{T}_{\text{A}} = 25^{\circ}\text{C}$		35	55	mA
VIL	Input LOW Voltage		V <sub>SS</sub> -10		V <sub>SS</sub> -4	;v
VIH	Input HIGH Voltage		V <sub>SS</sub> -2		V <sub>SS</sub> +0.3	, <b>V</b>
VOL	Output LOW Voltage	1.6 mA sink, -12.6V < V <sub>LL</sub> <-3V			0.4	V .
<sup>1</sup> CF	Output Clamp Current	V <sub>OUT</sub> = -1V, T <sub>A</sub> = 0°C, (Note 4) V <sub>LL</sub> = -3V V <sub>LL</sub> = -12.6V		3.5 8	6 15	mA mA
VOH	Output HIGH Voltage	0.8 mA source	2.4			V
Тон	Data Hold Time	(Min Access Time), (Figures 1 and 2)		- 1	100	ns
TACC	Access Time	$T_A = 25^{\circ}C$ , (Note 2),(Figures 1 and 2)		0.7	1	μs
TCO	Chip Select Time	(Figures 1 and 3)			500	ns
T <sub>OD</sub>	Chip Deselect Time	(Figures 1 and 3)			500	ns
tcs	Allowable Chip Select Delay	(Figures 1 and 2) Allowable delay in selecting chip after change of address without affecting access time			100	ns
CIN	Input Capacitance	V <sub>IN</sub> = V <sub>SS</sub> ,f = 1 MHz, (Note 1)	,	8	15	pF
СОПТ	Output Capacitance	$V_{OUT} = V_{SS}$ , $\overline{CS} = V_{SS} - 2$ , $f = 1$ MHz, (Note 1)		8	15	pF


Note 1: Capacitances are not tested on a production basis but are periodically sampled.


Note 2: TACC = 1000 ns + 25(N-1) where N is the number of chips wired-OR together.

Note 3: Measured under continuous operation.

Note 4: ICF flows out the VLL pin, it does not flow out the VDD pin.

## typical performance characteristics





## access time diagrams




FIGURE 1. AC Test Circuit




FIGURE 2. Access Time From Address




FIGURE 3. Access Time From Chip Select



#### MM4244/MM5244 4096-bit read only memory

#### general description

The MM4244/MM5244 is a 4096-bit static Read Only Memory which is electrically programmable and uses silicon gate technology to achieve bipolar compatibility. The device is a non-volatile memory organized as 512 words by 8 bits per word. Programming of the memory is accomplished by storing a charge in a cell location by applying a -50V pulse. Although a PROM die is used, factory programming is required. A logic input, "Power Saver," is provided which gives a 5:1 decrease in power when the memory is not being accessed.

#### features

- Electrically programmed for fast turn-around
- Fast access time MM4244 MM5244

1.25μs 1μs

■ DTL/TTL compatibility

- Pin compatible with the MM5204 and the MM5214
- Standard power supplies


5.0V. -12V


- Static operation—no clock required
- Easy memory expansion—TRI-STATE® output Chip Select input (CS)
- Low power dissipation
- "Power Saver" control for low power applications

#### applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generator
- Microprogramming
- Electronic keyboards

## block and connection diagrams





Order Number MM4244J or MM5244J See Package 11

#### absolute maximum ratings (Note 1)

All Input or Output Voltages with

Respect to VSS

0.3V to -20V

Operating Temperature Range MM5244

0°C to +70°C -55°C to +85°C

Power Dissipation Lead Temperature (Soldering, 10 seconds) 750 mW 300°C

Storage Temperature Range

MM4244

-65°C to +125°C

dc electrical characteristics TA within operating temperature range, VLL = 0V, MM4244: VSS = 5V ±10%,  $V_{DD} = -12V \pm 10\%$ , MM5244:  $V_{SS} = 5V \pm 5\%$ ,  $V_{DD} = -12V \pm 5\%$ , unless otherwise noted.

	PARAMETER CONDITIONS		MIN	TYP (Note 5)	MAX	UNITS
VIL	Input Low Voltage		V <sub>DD</sub> -14		V <sub>SS</sub> -4.2	V
VIH	Input High Voltage		V <sub>SS</sub> -1.5	1.	VSS+0.3	V
JET .	Input Current	V <sub>1N</sub> = 0V			1.	μΑ
$v_{OL}$	Output Low Voltage	I <sub>OL</sub> = 1.6 mA	VLL		0.4	V
VOH	Output High Voltage	$I_{OH} = -0.8 \text{ mA}$	2.4		V <sub>SS</sub>	· v
ILO	Output Leakage Current	$V_{OUT} = 0V, \overline{CS} = V_{IH}$			1 1	μΑ
IDD	Power Supply Current	$T_A = 0^{\circ}C, \overline{CS} = V_{1H}$				
	MM5244	Power Saver = VIL	Ì	28	40	mA
	MM4244	Power Saver = VIL	1	1	50	m.A
	MM5244	Power Saver = VIH	ĺ	6	8	m.A
	MM4244	Power Saver = VIH			10	m.A
ISS	MM5244	Power Saver = VIL	ł	1	42	m.A
	MM4244	Power Saver = VIL			52	mΑ
	MM5244	Power Saver = VIH			10	mΑ
	MM4244	Power Saver = VIH			12	m.A

ac electrical characteristics TA within operating temperature range, VLL = 0V, MM4244: VSS = 5V ±10%,  $V_{DD} = -12V \pm 10\%$ , MM5244:  $V_{SS} = 5V \pm 5V$ ,  $V_{DD} = -12V \pm 5\%$ , unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	TYP (Note 5)	MAX	UNITS
†ACC	Access Time MM5244 MM4244	(Figure 1), (Note 4)  T <sub>A</sub> = 70°C  T <sub>A</sub> = 85°C		0.75	1 1.25	μs μs
<sup>t</sup> PO	Power Saver Set-Up Time MM5244 MM4244	(Figure 1)			1.8 2	μs μs
†CO	Chip Select Delay MM5244 MM4244	(Figure 1)			500 600	ns ns
. tOH	Data Hold Time	(Figure 1)	30	50		ns
tODC	Chip Select Deselect Time MM5244 MM4244	(Figure 1)	30 30	300 300	500 600	ns ns
<sup>†</sup> ODP	Power Saver Deselect Time MM5244 MM4244	(Figure 1)	30 30	300 300	500 600	ns ns
CIN	Input Capacitance (All Inputs)	V <sub>IN</sub> = V <sub>SS</sub> , f = 1 MHz, (Note 2)		5	8	ρF
c <sub>out</sub>	Output Capacitance (All Outputs)	V <sub>OUT</sub> = V <sub>SS</sub> , CS = V <sub>IH</sub> , f = 1 MHz, (Note 2)		8	15	pF.

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: Positive true logic notation is used


Logic "1" = most positive voltage level Logic "0" = most negative voltage level

Note 4: tACC = 1000 ns + 25 (N-1) where N is the number of devices wire-OR'd together.

Note 5. Typical values are for nominal voltages and TA = 25°C, unless otherwise specified.




#### ac test circuit




\*tACC, tOH, tCO and tOD measured at output of MM4244/MM5244

## typical application



## switching time waveforms




Note: All times measured with respect to 1.5V level with  $t_{r}$  and  $t_{f} \leq 20 \ \text{ns.}$ 

FIGURE 1. Read Operation

#### preferred format MM1742, MM4243/MM5243, MM4244/MM5244


The custom patterns may be sent in on a Telex or submitted as a paper tape in a 7-bit ASCII code from model 33 teletype or TWX. The paper tape should be as the following example:



\*Data Field: Must have only P's or N's typed between B and F. No nulls or rubouts. Must have exactly eight P and N characters between B and F. Any characters except B and F may be typed between the F stop character and the B start character. If an error is made in preparing a tape, the entire word including the B and F start and stop characters must be rubbed out. Data for exactly 256 or 512 words must be entered beginning with word 0.

#### alternate format MM1742, MM4243/MM5243, MM4244/MM5244

[Punched Tape (Note 1) or Cards]



Note 1: The code is a 7-bit ASCII code on 8 punch tape. The tape should begin and end with 25 or more "RUBOUT" punches.

Note 2: The ROM input address is expressed in decimal form and is preceded by the letter A.

Note 3: The total number of "1" bits in the output word. Note 4: The total number of "1" bits in each output column or bit position.



#### MM2316A 16,384-bit read only memory

#### general description

The MM2316A is a static MOS 16,384-bit read-only memory organized in a 2048-word-by-8-bit format. It is fabricated using N-channel enhancement and depletion-mode silicon-gate technology which provides complete DTL/TTL compatibility and single power-supply operation.

Three programmable chip selects controlling the TRI-STATE® outputs allow for memory expansion.

Programming of the memory array and chip-select active levels is accomplished by changing one mask during fabrication.

#### features


- Fully decoded
- Single 5V power supply
- Inputs and outputs TTL compatible
- Static operation
- TRI-STATE outputs for bus interface
- Programmable chip selects
- 2048 word by 8-bit organization
- Maximum access time-450 ns

#### applications


- Microprogramming
- Control logic
- Table look-up

#### block and connection diagrams

logic symbol



Order Number MM2316AJ See Package 11 Order Number MM2316AN See Package 18A



#### absolute maximum ratings (Note 1)

Voltage at Any Pin -0.5V to +7V
Operating Temperature Range 0°C to +70°C
Storage Temperature Range -65°C to +150°C
Power Dissipation 1W
Lead Temperature (Soldering, 10 seconds) 300°C

dc electrical characteristics (TA within operating temperature range, VCC = 5V ±5%, unless otherwise noted).

PARAMETER (Note 3)	CONDITIONS	MIN	TYP (Note 4)	MAX	UNITS
Input Current (ILI)	VIN = 0 to VCC			10	μΑ
Logical "1" Input Voltage (VIH)		2.0		V <sub>CC</sub> +1.0	V
Logical "0" Input Voltage (VIL)		<b>−</b> 0.5		0.8	v
Logical "1" Output Voltage (VOH)	I <sub>OH</sub> = -100 μA	2.2			v
Logical "0" Output Voltage (VOL)	ICL = 2 mA			0.45	V
Output Leakage Current (ILOH)	V <sub>OUT</sub> = 4V, CS = 2.2V			10	μΑ
Output Leakage Current (ILOL)	V <sub>OUT</sub> = 0.45V, CS = 2.2V			-20	μΑ
Power Supply Current (I <sub>CC1</sub> )	All Inputs = 5.25V, Data		40	98	mA
	Output Open				· .

#### capacitance

PARAMETER (Note 3)	CONDITIONS	MIN	TYP (Note 4)	MAX	UNITS
Input Capacitance (All Inputs) (CIN)	$V_{IN} = 0V$ , $T_A = 25^{\circ}C$ , $f = 1$ MHz, (Note 2)			7.5	pF
Output Capacitance (COUT)	V <sub>OUT</sub> = 0V, T <sub>A</sub> = 25°C, f = 1 MHz, (Note 2)			15.0	pF

#### ac electrical characteristics

(TA within operating temperature range,  $V_{CC}$  = 5V ±5%, unless otherwise specified). See ac test circuit and switching time waveforms.

PARAMETER (Note 3)	CONDITIONS	MIN	TYP (Note 4)	MAX	UNITS
tACCESS	See ac Load Circuit. All Times Measured to 1.5V Level with t <sub>r</sub> and t <sub>f</sub> of Input < 20 ns, (Figure 1)			450	ns
†SELECT	See ac Load Circuit. All Times Measured to 1.5V Level with $t_{\rm f}$ and $t_{\rm f}$ of Input < 20 ns, (Figure 2)			300	ns
<sup>t</sup> DESELECT	See ac Load Circuit. All Times Measured to 1.5V Level with t <sub>f</sub> and t <sub>f</sub> of Input < 20 ns, (Figure 2)			300	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.


Note 3: Positive true logic notation is used: logical "1" = most positive voltage level, logical "0" = most negative voltage level.

Note 4: Typical values are for TA = 25°C and nominal supply voltage.

6

#### ac test circuit and switching time waveforms








FIGURE 1. Access Time

FIGURE 2. Output Enable and Disable

#### custom ROM programming

Custom ROM programs are submitted to National in three formats: paper tape, punched cards or truth table, with punched cards being the preferred. These programs are converted into machine language and outputted on a magnetic tape. This magnetic tape is used to make the programmable mask and the test tape. The wafers are tested at the wafer level. The wafer is then scribed and the good dice assembled. After assembly, the units are tested using the custom test tape to assure the correct output pattern for every address.

National has programs to convert NEGATIVE logic to POSITIVE or POSITIVE to NEGATIVE so ROMs can be entered in either logic, but the customer must specify which logic definition is used.

#### PROGRAMMING DEFINITIONS

#### **Logic Definitions**

NEGATIVE Logic: "0" =  $V_H$  = the more positive voltage. "1" =  $V_L$  = the more negative voltage.

POSITIVE Logic: "0" =  $V_L$  = the more negative voltage. "1" =  $V_H$  = the more positive voltage.

#### Input/Output Definitions

Address: A0 is the least significant input address.

Outputs: O1 is the least significant output.


Custom ROM Programming

#### **INFORMATION NEEDED**

So that National can better serve its customers, the following information must be submitted with each ROM code.

	ductor Corporation ctor Dr., Santa Clara, CA 95051		NATIONAL PART NUMBER		
Phone (408) 73		ROM LETTER CODE (NATIONAL USE ONLY)			
NAME			DATE		
ADDRESS			CUSTOMER PRINT OR I.D. NO.		
CITY		STATE ZI	P PURCHASE ORDER NO.		
TELEPHONE	NAME OF PERSON NATIONAL CAN CONTACT (PRINT)	AUTHORIZED SIGN	ATURE DATE		

#### tape entry format (Note 1)



MM2316A

#### 8-Bit Tape Format

Note 1: The code is a 7-bit ASCII code on 8 punch tape.

Note 2: The ROM input address is expressed in decimal form and is preceded by the letter A.

Note 3: The total number of "1" bits in the output word.

Note 4: The total number of "1" bits in each output column or bit position.

Note 5: Specify product type.

Note 6: Must type POS logic, or NEG logic depending on which is used. Logic on addresses and outputs must be the same (either POS or NEG).

Note 7: Specify the pattern necessary to select the ROM.

## card entry format

AM2316.	A C	rd 1 No	rte 1																			
os	C	rd 2 No	ite 2							100			-									
51	X Ca	rd 3)	.:									1. 11				100			-		1000	
S 2	×	• No	nte 3								-											
\$3	×	• )							. 7					 -		T STATE OF THE STA					7.7	-
-	1		Note 4	Г-р8	617			「Note 6	Marian Company												-	
0000	000	00000	. 0000000	0 0000	0000	01010	101	4	Note	5												
0.004	001	11111	0001110	0 0000	0000	00111	100	13	-						,							-
0008	000	00000	. 0001100	0 0100	00'00	11000	100	6						 	7	-						
•				7										 								11,1
•														 								
•	-Not	67						7						 		-		-	-			
8.8	140	1 .		-	7.00						and the second			 				77.5	7		-	
B7.	150			-										 	,	-						
B 6	250 .			-																	-	
B 5	400	Note 8			7.									 								
B 4	010							1.25						 			-			4	-	
B 3	299																					
B 2	098																					
81	100								1	1					1,							
																			1.			
	7,	,												 						-		
																			1			
														 		91 g				111		
																				-	-	

Note 1: Specify product type.

Note 2: Must type POS logic or NEG logic depending on which is used. Logic on addresses, outputs and chip selects must be the same (either POS or NEG).

Note 3: Specify the chip select logic levels that will enable the ROM.

Note 4: The first ROM input address per card is expressed in decimal form and is preceded by the letter A.

Note 5: Punch four address locations per card, only first location on each card has the address location expressed in decimal form.

Note 6: The total number of "1" bits in all four addresses.

Note 7: Leading zeros must be punched.

Note 8: The total number of "1" bits in each output column or bit position.



## MM4210 / MM5210 1024-bit read only memory general description

The MM4210/MM5210 is a 1024-bit static read only memory. It is a P-channel enhancement mode monolithic MOS integrated circuit utilizing low threshold technology. The device is a non-volatile memory organized as 256-4 bit words. Programming of the memory contents is accomplished by changing one mask during device fabrication. Customer programs may be supplied in a tape, card, or pattern selection format.

#### features

- Bipolar compatibility
- High speed operation

500 ns typ

Static operation

no clocks required

Common data busing


output wire AND capability

Chip enable output control.


#### applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generators
- Microprogramming.

## block and connection diagrams



## **Dual-In-Line Package**




Order Number MM4210J or MM5210J See Package 10

> Order Number MM5210N See Package 15

## typical application

256 x 4 Bit ROM Showing TTL Interface



Note: For programming information see AN-100.

## absolute maximum ratings

#### electrical characteristics

 $T_A$  within operating temperature range,  $V_{SS}$  = +12V ±5% and  $V_{GG}$  = -12V ±5%, unless otherwise specified.

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Output Voltage Levels MOS to MOS Logical "1" Logical "0"	1 M $\Omega$ to GND Load	V <sub>SS</sub> -1.0		V <sub>SS</sub> -9.0	v v
MOS to TTL Logical "1" Logical "0"	$6.8~\text{k}\Omega$ to $\text{V}_{\text{GG}}$ Plus One Standard Series 54/74 Gate Input	+2.4		+0,4	V V
Input Voltage Levels Logical "1" Logical "0" Power Supply Current V <sub>SS</sub> V <sub>GG</sub> (Note 1)	T <sub>A</sub> = 25°C	V <sub>SS</sub> -2.0	19	V <sub>SS</sub> -8.0	V V mA μA
Input Leakage	$V_{IN} = V_{SS} - 12V$		_	1	μΑ
Input Capacitance  Access Time (Notes 2, 3)  TACCESS  Output AND Connection	$ f = 1.0 \text{ MHz} \qquad V_{\text{IN}} = 0V $ $ T_{\text{A}} = 25^{\circ}\text{C} $ (See Timing Diagram) $ V_{\text{SS}} = +12V  V_{\text{GG}} = -12V $ $ \text{MOS Load} $ $ TTL \text{Load} $	150	5	650 3 8	pF ns


Note 1: The V<sub>GG</sub> supply may be clocked to reduce device power without affecting access time.

Note 2: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. See Timing Diagram.


Note 3: The access time in the TTL load configuration follows the equation:  $T_{ACCESS}$  = the specified time + (N-1) (50) ns where N = number of AND connections.

## performance characteristics


Guaranteed Access Time vs Supply Voltages




Typical Access Time vs Supply Voltages




Power Supply Current vs Voltage




Power Supply Current vs Temperature



## timing diagram/address time







output wire AND

capability

# MM4211/MM5211 1024-bit read only memory general description

The MM4211/MM5211 is a 1024-bit static read only memory. It is a P-channel enhancement mode monolithic MOS integrated circuit utilizing low threshold technology. The device is a non-volatile memory organized as 256-4 bit words. Programing of the memory contents is accomplished by changing one mask during device fabrication.

#### features


- Bipolar compatibility
- +5V, -12V operation
- High speed operation
- < 700 ns typ
- Static operation
- no clocks required
- applications
- Code conversion
- Random logic synthesis


■ Common data busing

Chip enable output control

- Table look-up
- Character generators
- Microprogramming

#### block and connection diagrams






Order Number MM4211J or MM5211J See Package 10 Order Number MM5211N See Package 15

#### typical application

256 x 4 Bit ROM Showing TTL Interface



6-19

## absolute maximum ratings

 $\begin{array}{c} V_{GG} \text{ Supply Voltage} & V_{SS} - 20V \\ V_{DD} \text{ Supply Voltage} & V_{SS} - 20V \\ Input Voltage & (V_{SS} - 20)V < V_{fN} < (V_{SS} + 0.3)V \\ Storage Temperature & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ Operating Temperature MM4211 & -55^{\circ}\text{C to } +125^{\circ}\text{C} \\ & MM5211 & 0^{\circ}\text{C to } +70^{\circ}\text{C} \\ Lead Temperature (Soldering, 10 sec) & 300^{\circ}\text{C} \\ \end{array}$ 

#### electrical characteristics

 $T_A$  within operating temperature range,  $V_{SS}$  = +5V ±5%,  $V_{GG}$  =  $V_{DD}$  = -12V ±5%, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels					
MOS to TTL					
Logical "1"	6.8K ±5% to V <sub>GG</sub> Plus One			+0.4	· V
Logical "0"	Standard Series 54/74 Gate	+2.4			V
Output Current Capability					
Logical "0"	V <sub>OUT</sub> = 2.4V	2.5			mA
			(		
Input Voltage Levels					
Logical "1"				V <sub>SS</sub> - 4.2	V
Logical "0"		V <sub>SS</sub> - 2.0			V
Power Supply Current	$T_A = 25^{\circ}C$			10.0	
I <sub>DD</sub>	V <sub>SS</sub> = +5V	ŀ	6.5	12.0	mA
I <sub>GG</sub> (Note 1)	$V_{GG} = V_{DD} = -12V$	ł .		ľ	μΑ
Input Leakage	$V_{IN} = V_{SS} - 12V$			1	μΑ
Input Capacitance (Note 4)	f = 1.0 MHz, V <sub>IN</sub> = 0V		5		pF
V <sub>GG</sub> Capacitance (Note 4)	f = 1.0 MHz, V <sub>IN</sub> = 0V	ļ	15	25	pF
r GG Capacitation (1.10.10 ii)	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7			-,- · .	. [-
Address Time (Note 2)	See Timing Diagram	ļ.			
TACCESS	T <sub>A</sub> = 25°C,		700	950	ns
	V <sub>SS</sub> = 5V				
	$V_{GG} = V_{DD} = -12V$				
Output AND Connection	6.8K ±5% to V <sub>GG</sub> Plus One			8	
(Note 3)	Standard Series 54/74 Gate			,	

Note 1: The V<sub>GG</sub> supply may be clocked to reduce device power without affecting access time.

Note 2: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. (See Timing Diagram.) See curves for guaranteed limit over temperature.


Note 3: The address time in the TTL load configuration follows the equation:


TACCESS = The specified limit + (N -1) (50) ns


Where N = Number of AND connections.


Note 4: Capacitance guaranteed by design.

## performance characteristics











## timing diagram/address time







# MM5212 12,288-bit read only memory general description

The MM5212 12,288-bit read only memory is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology and ion-implanted resistors. Open drain outputs provide a TTL compatible wire OR capability with the addition of a 6.8 k $\Omega$  resistor. The ROM is organized in a 1024 word by 12-bit organization.

#### features

Standard supplies

+5.0V, -12V

Open drain outputs

Wire OR capability

Static operation


No clocks

TTL compatible inputs and outputs

#### applications


- Character generator
- Random logic synthesis
- Microprogramming
- Table look-up

#### schematic diagram



#### connection diagram

#### Dual-In-Line Package



Note: For programming information see AN-100.

Order Number MM5212AD See Package 7 Order Number MM5212AN See Package 19

## absolute maximum ratings

Voltage at Any Pin  $V_{SS} + 0.5 V$  to  $V_{SS} - 22 V$  Power Dissipation at 25°C Ambient 800 mW Operating Temperature 0°C to +70°C Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C


## electrical characteristics

 $T_A$  within operating temperature range,  $V_{SS}$  = +5.0V ±5%,  $V_{DD}$  = -12V ±5%, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data Input Levels (Note 1)  Logical High Level (V <sub>IH</sub> )  Logical Low Level (V <sub>IL</sub> )		+2.8		+0.8	V V
Data Output Levels (Note 1) Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )	6.8 k $\Omega$ ±5% to V <sub>DD</sub> Plus One Standard Series 54/74 Gate	+2.4		+0.4	V V
Output Current Capability Logical High Level (V <sub>IH</sub> )	V <sub>OUT</sub> = 2.4V	2.5			mA
Power Supply Current	$T_A = 25^{\circ}C, V_{SS} = +5.0V$ $V_{DD} = -12V$		6.0	10.0	mA
Standby Power Dissipation	V <sub>SS</sub> = +5.0V, V <sub>DD</sub> = -12V Chip Enable LOW			170.0	mW
Input Leakage	V <sub>IN</sub> = V <sub>SS</sub> -10V			1.0	μΑ
Address Time TACCESS	See Timing Diagram $T_A = 25^{\circ}C$ , $V_{SS} = +5.0V$ $V_{DD} = -12V$		3.5	5.0	μs

Note 1: Positive logic definition.

## switching time waveforms





# MM4213/MM5213 2048-bit read only memory general description

The MM4213/MM5213 is a 2048-bit static read only memory. It is a P-channel enhancement mode monolithic MOS integrated circuit utilizing low threshold voltage technology. The device is a nonvolatile memory organized as a 256-8 bit words or 512-4 bit words. Programming of the memory contents is accomplished by changing one mask during the device fabrication.

#### features

Bipolar compatibility

+5V, -12V operation

High speed operation

600 ns typ

■ Pin compatible with MM5203 pROM

Static operation

No clocks required

Common data busing

Output wire AND

capability


Chip enable output control

■ TRI-STATE output


#### applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generator
- Microprogramming

#### block and connection diagrams



#### Dual-In-Line Package



Order Number MM4213J or MM5213J See Package 11

Order Number MM5213N See Package 18

Note: For programming information see AN-100.

## absolute maximum ratings

V <sub>LL</sub> Supply Voltage	V <sub>SS</sub> - 20V
V <sub>DD</sub> Supply Voltage	V <sub>SS</sub> - 20V
Input Voltage	$(V_{SS} - 20) V < V_{IN} < (V_{SS} + 0.3) V$
Storage Temperature	-65°C to +150°C
Operating Temperature MM4213	-55°C to +125°C
MM5213	0°C to +70°C
Lead Temperature (Soldering, 10	sec) 300°C

#### electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Current Capability Logical "1" Logical "0"	V <sub>OUT</sub> = 2.4V V <sub>OUT</sub> = 0.4V	200 -1.6			μΑ mA
Input Voltage Levels Logical "O" Logical "1"		V <sub>SS</sub> - 2.0		V <sub>SS</sub> - 4.0	V V
Power Supply Current I <sub>SS</sub> (Note 2)	T <sub>A</sub> = 25°C V <sub>SS</sub> = +5V V <sub>LL</sub> = V <sub>DD</sub> = -12V		20	35	mA
Input Leakage	V <sub>IN</sub> = -12V			1	μΑ
Input Capacitance (Note 5)	f = 1.0 MHz, V <sub>IN</sub> = 0V		5		pF
Address Time T <sub>ACCESS</sub>	$T_A = 25^{\circ}C, V_{SS} = +5.0V$ $V_{GG} - V_{DD} = -12.0V$		600	850	ns
Output AND Connections (Note 4)				10	100


Note 1: These specifications apply for  $V_{SS}$  = +5.0V ±5%,  $V_{LL}$  = -12V, and  $T_A$  = -55°C to +125°C (MM4213),  $T_A$  = -25°C to +70°C (MM5213) unless otherwise specified.

Note 2: Outputs open.

Note 3: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. Note 4: The address time in the TTL load configuration follows the equation:  $T_{ACCESS} = T_{ACCESS} here N = Number of AND connections.

Note 5: Capacitances are measured on a lot sample basis only.

## typical applications (con't)



#### **Operating Modes**

256x8 ROM connection (shown) Mode Control - Logic "1"

- Logic "0"

512x4 ROM connection Mode Control - Logic "0"

- Logic "1" Enables the odd

 $(B_1, B_3 \dots B_9)$  outputs - Logic "0" Enables the even (B<sub>2</sub>, B<sub>4</sub> . . . B<sub>8</sub>) outputs.

The outputs are "Enabled" when a logic "0" is applied to the Chip Enable line.

Mode Control should be "hard wired" to VLL (Logical "1") or  $V_{SS}$  (Logical "0").



## MM4214/MM5214 4096-bit static read only memory

#### general description

The MM4214/MM5214 4096-bit static read only memory is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology to achieve bipolar compatibility. TRI-STATE® outputs provide wire ORed capability without loading common data lines or reducing system access times. The ROM is organized in a 512 word x 8-bit memory organization.

Customer programs may be submitted for production in a paper tape or punched card format.

#### features

- Pin compatible with MM5204 PROM
- Bipolar compatibility

No external components required

Standard supplies

+5.0V. -12V

Bus ORable output

TRI-STATE outputs


Static operation

No clocks required


#### applications

- Character generator
- Random logic synthesis
- Microprogramming
- Table look-up

## logic and connection diagrams




## timing diagram/address time




Note: For programming information see AN-100.

## **Dual-In-Line Package**



Order Number MM4214J or MM5214J See Package 11 Order Number MM5214N See Package 18



#### absolute maximum ratings

 $V_{DD}$  Supply Voltage  $V_{SS} = 20V$ Input Voltage  $(V_{SS} = 20) \ V < V_{IN} < (V_{SS} + 0.03) \ V$ Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C Operating Temperature Range MM4214

Lead Temperature (Soldering, 10 seconds)

MM5214

-55°C to +125°C -25°C to +70°C 300°C

#### electrical characteristics

 $^{\dagger}T_{A}$  within operating temperature range,  $V_{SS}$  = +5.0V ±5%,  $V_{DD}$  = -12V ±5%, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels					
Logical Low Level (V <sub>IL</sub> )	I <sub>L</sub> = 1.6 mA Sink			0.4	V
Logical High Level (V <sub>IH</sub> )	I <sub>L</sub> = 100μA Source	2.4			٧
Input Voltage Levels					
Logical Low Level (V <sub>L</sub> )				V <sub>SS</sub> -4.0	V
Logical High Level (V <sub>H</sub> )		V <sub>SS</sub> -2.0			V
Power Supply Current	$V_{SS} = 5.0V, V_{DD} = -12V, T_A = 25^{\circ}C$		.23	37	.mA
(I <sub>SS</sub> ) (Note 4)					
Input Leakage	$V_{IN} = V_{SS} - 10V$			1.0	$\mu$ A
Input Capacitance (Note 2)	f = 1.0 MHz, V <sub>IN</sub> = 0V	1	5.0	10	pF
Output Capacitance (Note 2)	f = 1.0 MHz, V <sub>IN</sub> = 0V		4.0	10	pF
Address Time (T <sub>ACCESS</sub> ) (Note 1)	$V_{DD} = -12V, V_{SS} = 5.0V, T_A = 25^{\circ}C$	150		1000	ns
Output AND Connections (Note 3)		l		20	

Note 1: Capacitances are measured periodically only.

Note 2: Address is measured from the change of data on any input or chip enable line to the output of a TTL gate. (See Timing Diagram.)


Note 3: The address time follows the following equation:  $T_{ACCESS} = The specified limit + (N-1) \times 25 ns where N = Number of AND connections.$ 


Note 4: Outputs open.


Note 5: Positive true logic notation is used. Logic "1" = most positive voltage level. Logic "0" = most negative voltage level.


Note 6: Chip is enabled when Chip Select is low.

## typical performance characteristics











## MM5215 12,288-bit read only memory

#### general description

The MM5215 12,288-bit static read only memory is a P-channel enhancement mode monolithic MOS integrated circuit utilizing low threshold voltage technology and ion-implanted resistors. TRI-STATE® outputs provide wire-OR capability without loading common data lines or reducing system access times. The ROM is organized in a  $1024 \times 12$  bit word configuration. The  $V_{GG}$  supply may be brought to OV to reduce internal power dissipation in the non-enabled mode to  $10\mu W/bit$ .

Customer programs may be submitted on Hollerith coded punched cards.


#### features

- Static operation
- TRI-STATE outputs
- No clocks required
- +12V and -12V supplies
- Pin compatible with E.A. 3800

#### applications


- Character generator
- Random logic synthesis
- Microprogramming
- Table look-up

## schematic diagram



## connection diagram

#### **Dual-In-Line Package**



Note: For programming information see AN-100.

Order Number MM5215AD See Package 7 Order Number MM5215AN See Package 19

## absolute maximum ratings

 $V_{SS}$  +0.5V to  $V_{SS}$  -30V V<sub>GG</sub> Supply Voltage  $V_{SS}$  +0 5V to  $V_{SS}$  -30V Input Voltage Power Dissipation at 25°C Ambient 0°C to +70°C Operating Temperature -65°C to +150°C Storage Temperature Lead Temperature (Soldering, 10 seconds)

#### electrical characteristics

 $T_A$  within operating temperature range  $V_{SS}$  = +12V ±1.0V,  $V_{DD}$  = 0V,  $V_{GG}$  = -12V ±1.0V unless otherwise specified.


800 mW

300°C

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Levels Logical ''1'' Logical ''0''	(Note 1) (Note 1)	V <sub>SS</sub> - 2.0		V <sub>SS</sub> - 9.0	V
Output Voltage Levels Logical "1" Logical "0" Output Current	No Load No Load	V <sub>SS</sub>		V <sub>DD</sub>	<b>V</b>
Logical "1" Logical "0"	$V_{O} = V_{SS}$ $V_{O} = V_{SS} - 6.0V$ $V_{O} = V_{SS} - 12V$ $V_{O} = V_{SS} - 6.0V$	2.5 0.7 -2.0 -1.5	15.0 7.0 -6.5 -5.0		mA mA mA mA
Power Supply Current I <sub>SS</sub>	V <sub>SS</sub> = +13V, V <sub>DD</sub> = 0V, V <sub>GG</sub> = -13V			30	mA
l <sub>GG</sub>	$V_{SS} = +13V, V_{DD} = 0V,$ $V_{GG} = -13V$			15	mA
Standby Power Dissipation	$V_{SS} = +12V, V_{DD} = 0V$ $V_{GG} = 0V, T_A = 25^{\circ}C$ $V_{SS} = +12V, V_{DD} = 0V$			150	mW
Address Time	$V_{SS} = +12V, V_{DD} = 0V$ $V_{GG} = -12V, T_A = 25^{\circ}C$			300	mW
TACCESS	T <sub>A</sub> = 25°C		1.0	1.5	μs

Note 1: Negative logic definition.

## switching time waveforms





## MM4220/MM5220 1024-bit read only memory

#### general description

The MM4220/MM5220 is a 1024-bit static read only memory. It is a P-channel enhancement mode monolithic MOS integrated circuit utilizing low threshold voltage technology. The device is a non-volatile memory organized as 128-8-bit words or 256-4-bit words. Programming of the memory contents is accomplished by changing one mask during the device fabrication. Customer programs may be supplied in a tape, card, or pattern selection format.

#### features

- Bipolar compatibility
- High speed operation

500 ns typ

■ Static operation

no clocks required

■ Common data busing


output wire AND capability


■ Chip enable output control.

#### applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generators
- Microprogramming

## block and connection diagrams





or MM5220J See Package 11 Order Number MM5220N See Package 18

Note: For programming information see AN-100.

### absolute maximum ratings

 $\begin{array}{c} v_{SS}-30V \\ v_{SS}-15V \\ (V_{SS}-20)V < V_{1N} < (V_{SS}+0.3)V \\ -65^{\circ}C \ to +150^{\circ}C \\ \end{array}$  $V_{GG}$  Supply Voltage  $V_{DD}$  Supply Voltage Input Voltage Storage Temperature -55°C to +125°C 0°C to +70°C Operating Temperature MM4220 MM5220 300°C Lead Temperature (Soldering, 10 sec)

#### electrical characteristics

 $T_A$  within operating temperature range,  $V_{SS}$  = +12V ±5% and  $V_{GG}$  = -12V ±5%, unless otherwise specified.

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Output Voltage Levels  MOS to MOS  Logical "1"  Logical "0"  MOS to TTL  Logical "1"  Logical "0"	1 M $\Omega$ to GND Load (Note 1) 6.8 k $\Omega$ to V $_{\rm GG}$ Plus One Standard Series 54/74 Gate Input	V <sub>SS</sub> -1.0		V <sub>SS</sub> -9.0	V V V
Input Voltage Levels Logical "1" Logical "0"  Power Supply Current V <sub>SS</sub> V <sub>GG</sub> (Note 1)	T <sub>A</sub> = 25°C	V <sub>SS</sub> -2.0	19	V <sub>SS</sub> -8.0	V V mA μA
Input Leakage Input Capacitance Access Time (Notes 2, 3) TACCESS Output AND Connection	$V_{IN} = V_{SS} - 12V$ $f = 1.0 \text{ MHz}$ $V_{IN} = 0V$ $T_A = 25^{\circ}\text{C}$ (See Timing Diagram) $V_{SS} = +12V$ $V_{GG} = -12V$ MOS Load TTL Load	150	5 500	650 3 8	μΑ pF ns


Note 1: The V<sub>GG</sub> supply may be clocked to reduce device power without affecting access time.

Note 2: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. See Timing Diagram.


Note 3: The access time in the TTL load configuration follows the equation:  $T_{ACCESS}$  = the specified time + (N-1) (50) ns where N = number of AND connections.

# performance characteristics


Guaranteed Access Time vs Supply Voltages




Typical Access Time vs Supply Voltages




Power Supply Current vs Voltage




Power Supply Current vs Temperature




## timing diagram/address time





## typical application

#### 128-8 Bit ROM Showing TTL Interface



<sup>\*</sup>R values can vary from 740 to 30 k $\Omega$  depending on speed requirements.

#### **OPERATING MODES**

128x8 ROM connection Mode Control – Logic "0" A<sub>8</sub> – Logic "1"

256x4 ROM connection Mode Control — Logic "1"

 $A_8$  — Logic "0" Enables the odd  $(B_1 \dots B_7)$  outputs — Logic "1" Enables the even  $(B_2 \dots B_8)$  outputs.

The outputs are "Enabled" when a logic "1" is applied to the Chip Enable line.

The outputs are connected to  $\rm V_{D\,D}$  through an internal MOS resistor when "Disabled."

The logic levels are in negative voltage logic notation.



# MM4220AP/MM5220AP BCDIC-to-ASCII code converter

## general description

The MM4220AP/MM5220AP is used for the conversion of the Binary Coded Decimal Interchange Code(BCDIC) to the American Standard Code for Information Interchange (ASCII).


The input is a seven-bit BCDIC code with the exception of the parity (check) bit (pin 18) which is returned to +12V dc. The alternate set of input symbols is also shown in the Conversion Table for reference.

The output is a seven-bit ASCII code, with an eighth bit generated for even parity.

#### device characteristics

For full electrical, environmental, and mechanical details, refer to the MM4220/MM5220 1024-bit read only memory data sheet.


## typical application



†Mode Control = Logic "0" A<sub>8</sub> = Logic "1." \*Chip Enable = Logic "1" to obtain outputs.

Logic Levels:
OTL/TTL (except at MOS/ROM interface). Logic "1," +5.0V, NOM. Logic "0," ground, NOM.
MOS/ROM inputs and outputs. Logic "1," more negative. Logic "0," more positive.

#### connection diagram



Order Number MM4220AP/J or MM5220AP/J See Package 11

> Order Number MM5220AP/N See Package 18

# code conversion table

	FUNC	TION							C	ODE							
	INPUT	OUŤPUT			- 11	NPUT				,			OUT	PUT			
			С			- 11		41		ŀ							
ROM	BCDIC	ASCII	Ö.		В	CDIC	:			F			AS	CII			
ADDRESS	SYMBOL	SYMBOL	D E	В	A	8	4	2	1	P	b7	b6	b5	<b>b</b> 4	bз	b2	b1
0	Space	Space	0	0	0	0,	0	0	0	1	0	1	0	0	0	0	0
1	1	1	0	0	0	0	0	0	1	1	0	1	1	0	0	0	1
3	3	3	0	0	0	0	0	1	0	1	0	1	1	0	0	1	0
4	4	4	0	0	0	0	1	0	0	1	0	1	1	0	1	0	0
5	5	5	0	0	0	0	1 .	0	1.	0	0	1	1	0	1	0	.1
6	6	6	0	0	0	0	1	1	0	0	0	1	1	0	.1 .	1	0
7 8	7	8	0	0	0	0	1	0	1 0	1	0	1	1	1	0	1	0
9	9	9	0	0	0	1	0	0	.1	0	0	. 1	1	1	0	0	1
10	0	0	0	0	0	1	0	1	0	0	0	1	1	0	0	0	0
11	# or =	# 0	0	0	0 0	1	0	1	0	1	0	0	0	0	0	1	1
12	@ or '	:	0	0	0	1	1	0	1	0	0	1	1	1	0	1	0
14	>	>	0	0	0	1	1	1	0	1	. 0	1.	1	- 1	1	1	0
15	J	.?	0	0	0	1	1	. 1	1	0	0	1	1	1	1	1	1
16	Blank	L	0	0	1	0	0	0	0	1	1	0	1	1	0	1	1
18	s	S	. 0	0	1	0	0	1	0	0	1	0	1	0	0	1	1
19	τ	Ť	0	0	1	0	0	1	1	1	1	0	1	0	1	0	0
20	· · · · · ·	U	0	.0	1	0	1	0	0	0	1	0	1	0	1	0	1
21	V .	W	0 0	0	1	0	1	0	1 0	0	1	0	1	0	1	1	0
23	×	×	0	.0	1	0	1	1	1	1	1	0	1	1	0	0	0
24	Y	Ý	0	0	1	1	0	. 0	0	0	1	0	1	1	0	0	1
25	Z	Z	0	0	1	1	0	0	1	0	1 ,	0	1	1	0	1	0
26	#	LF	0	0	1	1	0	1	0	.0	0	1	0	+	1	6	0
28	% or (	%	0	0	1	1	1	0	0	1	0	1	0	0	1	0	1
29	V	HT	0	0	1	1.	1	0	1	0	0	0	0	1	0	0	1
30	. · A	,	0 0	0	1	1	1	1	0	0	0	1	0	0	0	1	1
32	***		0	1	0	0	0	0	0	0	0	1	0	1	1	0	1
33	J	J	0	1	0	0	0	0	1	1	1	0	0	1	0	1	0
34	К	К	0	1	0	0	0	1	0	0	1	0	0	1	0	1	1
35 36	L M	M	0	1	0	0	0	1	1	0	1	0	0	1	1	0	0
37	N	N	0	1	0	0	1	0	1	0	1	0	0	1	1	1	0
38	0	0	0	1	0	0	1	1	0	1	1	0	0	1	1	1	1
39	Р	P	0	1	0	0	0	0	1	0	1	0	1	0	0	0	0
40	Q R	Q R	0	1	, 0	1.	.0	0	1	1	1	0	1	0	0	1	0
42	1		0	1	0	1	0	1	0	0	0	1	0	0	.0	0	1
43	\$	\$	0	1	0	1	0	1	1	0	0	1	0	0	1	0	0
44	*	*	0	1	0	1	1	0	0	1	0	1	0	1	0	0	0
46		<del>  '</del>	0	1	0	1.	1	1,	0	+	0	1	1	1	0	1	1
47	Δ	1	0	1	0	- 1	1	1	1	1	1	0.	1	1	1	0	1
48	& or +	&	0	1	1	0	0	0	0	1	0	1	0	0	1	1	0
49 50	A B	A B	0	1	1	0	0	0	0	0	1	0	0	0	0	0	0
51	С	c	0	1	1.	0	0	1	1	1	1	0	0	0	0	1	1
52	D	D ·	0	1	1	0	1	0	0	0	1	.0	0	0	1	0	0
53. 54	E	E	0	1.	1	0	1	0	0	1	1	0	0	0	1	1	0
55	G	G	0	1	1	. 0	1	1.	1	6	1	0	-0	0	1	1	1
56	н	Н	0	- 1	1	1	0	0	0	0	1	0	0	1	0	0	0
57	1	1	0	1	. 1	1	0	O	1	1	1	0	0	1	0	0	1.
58	?	+	0	- 1	1	1	0	1	0	0	0	1	0	1	0	1	0
59 60	дor)	<u> </u>	0	1	1	1	0	0	0	1	1	0	1	1	1	1	0
61	[	(	0	1	1	1	1	0	1	0	0	1	0	1	0	0	0
62	<	<	0	. 1	. 1	.1.	1	1	0	0	0	1	1	1	1	0	0
63	#	CR	0	1	1	1	1	1	. 1	1	0	0	0	1	1	0	, 1
			Α7	Α6	A <sub>5</sub>	Α4	Α3	A <sub>2</sub>	A <sub>1</sub>	В8	В7	В6	В5	84	Вз	В2	В1
L										<u> </u>				_			



## MM4220BM/MM5220BM sine look-up table

#### general description

The MM4220BM/MM5220BM is a 1024-monolithic MOS read only memory that has been programmed to solve for the sine value x of a known angle  $\theta$ ; i.e., to obtain the solution of the equation  $x = \sin \theta$ .

Values of  $\theta$  are defined in the look up table for  $0^{\circ} \leq \theta < 90^{\circ}$  (quadrant I) which has corresponding solutions of  $0 \leq x < 1$ . For values of  $90^{\circ} < \theta \leq 180^{\circ}$  (quadrant II), enter the complement ( $180^{\circ} - \theta$ ) to obtain the correct solution. Solutions for quadrants III and IV differ in sign with I and II. This is summarized in Table 1.

This input is divided into 128 parts for  $\theta$  in each quadrant. Thus, the appropriate input address is  $(\theta^1/90^\circ)(128)$  to the nearest whole integer. The actual input code to the ROM is the input address expressed in binary, with  $A_1$  being the least significant bit.

The output is the value of X expressed in binary. The output lines  $B_1,\,B_2,\,\ldots\,B_8$  are binary place values 1/2, 1/4, . . . . . 1/256. The sign for negative values of X is externally generated.

The 8 bit output code has been rounded off from a larger word code, i.e., where A<sub>9</sub> was a binary

"1" it carried into the LSB of the eight bit code, where A<sub>9</sub> was a binary "0" it was simply dropped.

#### **EXAMPLE**

Find the sine of 45°

The input address is (45/90) 128 = 64 or 1000000, as expressed in binary. The converter generates the output .10110101 whose decimal equivalent is 0.707131. Thus, sin  $45^{\circ}$  = 0.707.


Find the sine of 210°.

This value is in quadrant III; therefore  $\theta^1 = 210^\circ - 180^\circ = 30^\circ$ . The input address is then (30/90)  $128 \cong 43$  to the nearest whole integer. The binary input to the ROM is then 0101011. The output value is .10000001 or 0.503906. Thus, sin  $210^\circ = -0.504$ , with the sign generated by the external logic. The solution is within 1%; note that address 43 is actually equal to  $30.23^\circ$ .

#### device characteristics

For full electrical, environmental and mechanical details refer to the MM4220/MM5220 1024-bit read only memory data sheet.

#### connection diagram



**Dual-In-Line Package** 

Order Number MM4220BM/J or MM5220BM/. See Package 11 Order Number MM5220BM/N See Package 18


# pattern selection form

	FUNC	TION				co	DE			
ADDRESS	INP	TUT				OUT	PUT			
REFERENCE	DEGREES	RADIANS	В8	В7	В6	B <sub>5</sub>	В4	В3	82	В1
0	.00	.000	0	0	0	0	0	0	0	٥
1	.70	.012	1	1	0	0	0	0	0	0
2	1,41	.025	0	1	1	0	0	0	0	0
3	2.11	.037	1	0	0	1	0	0	0	0
<u>4</u> 5	2.81 3.52	.049	0	0	1	1	0	0	0	0
6	4.22	.074	1	1	0	-	1	0	0	0
7	4.92	.086	0	1	1	0	1	0	0	0
8	5.63	.098	1	0	0	1	1	0	0	0
9	6.33	.110	0	0	1	1	1	0	0	0
10	7.03	.123	1	1	1.	1	1	0	0	0
11	7,73	.135	0	1	0	0	0	1	0	0
12 13	8,44 9.14	.147	-1	0	0	0	0	1 1	0	0
14	9.84	.172	0	0	1	1	0	1	0	0
15	10.55	.184	1	1	1	1	0	1	0	0
16	11.25	.196	0	1	. 0	0	1	j ;	0	0
17	11.95	.209	1	0	1	0	1	1	0	0
18	12.66	.221	0	0	0	1	1	1	0	0
19	13,36	.233	1	1	0	1	1	1	0	0
20	14.06	.245	0_	1	1_	1	1_	1	0	0
21	14.77	.258	1	0	0	0	0	0	1	0
22	16.17	.282	1	0	1	0	0	0	1	0
24	16.88	.295	0	1	0	1	0	0	1	0
25	17.58	307	1	0	1	1	0	0	1	0
26	18.28	.319	0	0	0	0	1	0	1	0
27	18.98	.331	1	1	0	0	1	0	1	0
28	19.69	.344	0	1	1_	0	1.	0	1	0
29	20.39	.356	1	0	0	1	1	0	1	0
30	21.09	,368	0_	0	1	1	1	0	1	0_
31 32	21.80 22.50	.380	0	1	0	0	0	0	1	0
33	23.20	.405	1	1	1	0	0	1	1	0
34	23.91	.417	1	1	1	0	0	1	1	0
35	24.61	430	0	1	0	1	0	1	1	0
. 36	25.31	.442	1	0	1	1	0	1	1	0
37	26.02	.454	0	0	0	0	1	1	1	0
38	26.72	.466	1	1	0	0	1	1	1	0
39 40	27.42 28.13	.479 .491	0	0	1 0	1	1	1	1	0
41	28,83	.503	1	1	0	+	1	+	1	-
42	29.53	.515	0	<u>'</u>	1	1	1	1	1	0
43	30.23	.528	0	0	0	0	0	0	Ò	1
44	30.94	.540	1	1	0	0	Q	0	0	1
45	31.64	.552	0	1	1	0	٥	0	0	1
46	32.34	.565	1_	Q	0	1	0	0	0	1
47	33.05	.577	1	1	0	1	0	0	0	1
48	33.75 34.45	.589	0	0	1 0	0	0	0	0	1
. 50	34.45 35.16	.601 .614	1	1	0	0	1	0	0	+
51	35.86	.626	0	1	1	0	1	0	0	1
52	36.56	.638	0	0	0	1	1	0	0	1
53	37.27	.650	1	1	0	1	1	0	0	.1
54	37.97	.663	1	0	1	1	1	0	0	1
55	38.67	.675	0	0	0	0	0	1	0	1
56 57	39.37	.687	0	0	0	0	0	1	0	1
58	40.08 40.78	.699 .712	1	1	1	0	0	1	0	+
59	41.48	.724	1	0	0	1	0	1	0	+
60	42.19	.736	0	0	1	1	0	1	0	1
61	42.89	.749	0	1	1	1	٥	1	0	1
62	43.59	.761	0	0	0	0	1	1	0	1
63	44.30	.773	1	1	0	0	1	1	0	1

# pattern selection form(con't)

	FUNC	TION	L			co	DE			
ADDRESS	INF	PUT				OUT	PUT			
REFERENCE	DEGREES	RADIANS	В8	B <sub>7</sub>	В6	B <sub>5</sub>	В4	В3	B <sub>2</sub>	B <sub>1</sub>
64	45.00	.785	1	0	1	0	1	1	0	1
65	45.70	.798	1	1.	1	0	1	1	0	1
66	46.41	.810	1	0	0	1	1	1	0	1
67	47.11	.822	1	1	0	1	1	1	0	1
68	47.81	.834	1	0	1	1	-1	1	0	1
69	48.52	.847	0	0	0	0	0	0	1	1
70	49.22	.859	0	1	0	0	0	0	1	1
71	49.92	.871	0	0	1	0	0	0	1	1
72 73	50.62 51.33	.884 .896	0	0	1 0	0	0	0	1	1
74	52.03	.908	0	1	0	1	0	0	1.	1
75	52.73	.920	1	1	0	1	0	0	1	1
76	53.44	.933	1	0	1	1	0	ò	1	1
77	54.14	.945	1	1	1	1	0	0	1	1
78	54.84	.957	1	0	0	0	1	0	1	1
79	55.55	.969	1	1	0	0	. 1	0	1	1
80	56.25	.982	1	0	1	0	1	0	1	1
81	56.95	994	0	1	1	0	1	0	1	1
82 83	57.66 59.26	1.006	0	0	0	1	1	0	1	1
83 84	58.36 59.06	1.019	1	1	0	1	1	.0	1	1
85	59.06	1.043	+	0	1	1	1	0	1	1
86	60,47	1.055	0	1	1	1	+	0	1	1
87	61.17	1.068	0	0	0	0	0	1	1	1
88	61.87	1.080	0	1	0	0	0	1	1	1
89	62.58	1,092	1	1	0	0.	0	:1	1	1
90	63.28	1.104	0	0	1	0	0	1	1	1
91	63.98	1,117	0	1	1	0	0	1	1	1
92	64.69	1.129	1	1	1	0	0	1	1	1
93	65.39	1,141	0	0	0	1	0	1 .	1	1
95	66.09 66.80	1.154	0	1	0	1	0	1	1	1
96	67.50	1,178	0	0	1	1	0	1	1	1
97	68.20	1,190	1	0	1	1	0	1	1	1
98	68.91	1.203	1	1	1	1	0	1	1	1
99	69.61	1.215	. 0	0	0	0	1	1	1	1
100	70.31	1.227	1	0	0	0	1	1	1	1
101	71.02	1.239	0	1	0	0	1	1.	1	1
102	71.72	1,252	1_	1_	0	0	1	1_1_	1	1
103	72.42	1.264	0	0	1_	0	1.	1	1	1
104	73.12	1.276	1_	0	1	0	1	1	1	1
105	73.83 74.53	1.289	0	1	1 1	0	1	1	1	1
106	74.53	1,301	0	1	1	0	1 1	1	1	1
108	75.94	1.315	0	0	0	1	1	1	1	1
109	76.64	1.338	1	0	0	1	1	1	1	1
110	77,34	1.350	0	1	0	1	1	1	.1	1
111	78.05	1.362	0	. 1	0	1.	1	1	1	1
112	78.75	1.374	1_	1	0	1	1	1	1	1
113	79.45	1.387	1	1.	0	1	1	1	1_	1
114	80.16	1,399	0	0	1	1	1	1	1	1
115 116	80.86	1,411	0	0	1	1	1	1	1	1 1
117	81.56 82.27	1.424	1	0	1	1	1	1	1	1
118	82.27	1,448	<del>'</del>	1	1	1	1	+	1	1
119	83.67	1.460	0	1	1	1	1	1	1	1
120	84.38	1.473	1	1	1	1	1	1	1	1
121	85.08	1.485	1	1	1	1	1	. 1	1	1
122	85.78	1,497	1	1	1	1	1	1	1	1
123	86.48	1,509	1	1	1	1	1	1	1	1
124	87.19	1.522	1	1	1	1	1	1	1	1
125	87.89	1.534	1	1	1	1	1	1	1	1
126	88.59	1.546	1	1	1	1	1	1	1	1
127	89.30	1.559	1	1	1	1	1	1	1 .	1

# typical application




†Mode Control = Logic "0," A<sub>8</sub> = Logic "1,"

\*Chip Enable = Logic "1" to obtain outputs.
Logic Levels:
DTL/TTL (except at MOS/ROM interface). Logic "1," +5.0V, NOM. Logic "0," ground, NOM.
MOS/ROM inputs and outputs. Logic "1," more negative. Logic "0," more positive.

Table 1. SINE

		NPUT	OUTPUT	
Quadrant	Range	Entry to ROM ( $\theta^{1}$ )	Binary Value	Sign
ı	≥ 0° < 90°	Direct	Direct Reading	+
1. 11	> 90° ≤ 180°	180° – X	Direct Reading	+
111	≥ 180° < 270°	X – 180°	Direct Reading	-
IV	> 270° ≤ 360°	360° – X	Direct Reading	-





# MM4220DF/MM5220DF "quick brown fox" generator

### general description

The MM4220DF/MM5220DF is designed for exercising and rapid testing of ASCII and Baudot-coded keyboards, typing mechanisms, and data communications links by generating the internationally accepted "Quick Brown Fox" message.

The input is a 7-bit binary sequential count. The output of a 6 stage up-counter can be used; a seventh bit selects the desired code. The message is generated in the 5-bit Baudot Communications Set code with a binary count input of 0 to 63. The message is generated in the 7-bit American Standard Code for Information Interchange (ASCII)


along with an even parity bit for a binary count input of 64 to 127.

#### device characteristics

The message generator is fully contained on a monolithic MOS integrated circuit chip utilizing low threshold voltage technology for increased DTL/TTL compatibility. For complete electrical, environmental, and mechanical details, refer to the MM4220/MM5220 1024-bit read only memory data sheet.

## typical applications

## connection diagram



†Mode Control = Logic "0," A<sub>8</sub> = Logic "1." \*Chip Enable = Logic "1" to obtain outputs.

Outputs for circuit shown Baudot: Logic "O" = "punch" ASCII: Logic inversion

Logic Levels: DTL/TTL (except at MOS/ROM interface), Logic "1," +5.0V, NOM, Logic "0," ground, NOM, MOS/ROM inputs and outputs. Logic "1," more negative. Logic "0," more positive.

A typical application showing the ASCII-coded test message as received at a computer terminal.



#### Dual-In-Line Package



Order Number MM4220DF/J or MM5220DF/J See Package 11

Order Number MM5220DF/N See Package 18

# code conversion table

				ου	TPU	r co	DE							OL	TPU	T CO	DE		
		-	-									Р							
												A							
	OUTPUT	٠.			Bai	udot					ОИТРИТ	T.			AS	CII			
ADDRESS	CHARACTER	-	_ '	_	5	4	3	2	1 :	ADDRESS	CHARACTER	Ÿ	b7	b <sub>6</sub>	b <sub>5</sub>	<b>b</b> 4	bЗ	b <sub>2</sub>	b <sub>1</sub>
0	CR	1	1	1	1	0	1	1	1	64	NULL	0	0	0	0	0	0	0	0
1	CR	1	1	1	1	0	1	1	1	65	CR	0	1	1	.1	0	0	1	0
3	LF Ltr.	1	1	1	0	0	0	0	0	66 67	CR LF	0	1	1	1	0	1	0	0
4	т т	1	1, .	1	0	1	1	1	1	68	Т	0	0	1	0	1	0	1	1
- 5	н	1	1	1	0	1	0	1	1	69	. н	1.	0	1	1	0	1	1	1
7	E SP	1	1	1	1	1	0	1	0	70 71	E SP	0	1	0	1	1	0	1	0
8	Q.	1	1	1	0	1	. 0	0	0	72	Q	0	0.	1	6	1	1	1	6
9	U	1	. 1	1	1	1	0	0	0	73	U	1	0	1	0	1	0	1	0
10		1	1	1	1	0	0	0	1	74	1	0	0	1	1	0	1	0	0
11	C K	1.	1	1	1	0	0	0	0	75 76	C K	0	0	1	1	0	1	0	0
13	SP	1	1	1	1	1	0	1	1	77	SP	0	1	0	1	1	1	1	1
14 15	В	1	1	1	0	0	1	0	0	78 79	B	1 0	0	1	0	1	1	0	1
15	R	1	1.	1	0	.0	1	1	1	80	0 0	0	0	1	1	0	0	.0	0
17	w	1	1	1	0	1	1	0	0	81	w	0	0	1	0	1	0	0	0
18	N	1	1	1	1	0	0	1	1	82	. N	1	0	1	.1	-0	0	0	1
19 20	SP F	1.	1	1	1	0	0	1	0	83 84	SP F	0	0	0	1	1	0	0	1
21	0	1	1	1	0	0	1	1	1	85	0	0	0	1	1	0	0	0	o
22	×	1	1	1	0	0	0	1	0	86	×	0	0	1	0	0	1	1	1
23	SP	1	1	1	1	0	0	0	0	87 88	SP	0	0	0	1	0	1	0	1
25	Ü	1	1	1	1	1	0	0	0	89	U	1	0	1	0	1	0	.1	0
26	М	1	. 1	. 1	0	0	0	1	1	90	M	1	0	1	1	0	0	1	0
27	Р	1	1	1	0	1	0	0	1	91	Р	1	0	1	0	1	1	1	1
28	S SP	1	1	1	1	1	0	1	0	92	SP	0	0	0	0	1	1	0.	0
30	0	1	1	1	0	0	1	1	1	94	0	0	0	1	1	0	0	0	0
31	V	-1	1	1	. 0	0	0	0	-1	95	V	1	0	1	0	1	0	0	-1
32	E B	1	1	1	1	0	1	0	0	96 97	E R	0	0	1	0	1	0	0	0
34	SP	1	1	1	1	1	·	1	1	98	ŚP	0	1	6	1	1	1	1	1
35	т	1	1	1	0	1	1	1	1	99	Т	0	0	1	0	1	0	1	1
36	н	1	1	1	0	1	0	1	0	100	Н	1	0	1	1	0	1	1	1
37	SP:	1	+	+	1	1	0	1	1	101	E SP	0	1	0	1	1 1	0	1	0
39	L	1	1	-1	0	1	1	0	1 .	103	L	0	0	1	1	0	0	1	1
40	Α	1	1	1	1	1	1	.0	0	104	Α	1	0	1	1	1	1	1	0
41	Z	1	1	1	0	1	0	1	0	105 106	Z	1	0	1	0	0	1	0	1 0
43	SP	1	1	1	1	1	0	1	1	107	SP	0	1	0	1	1	1	1	1
44	D	1	1	1	1	0	1	. 1	0	108	D	1	0	1	1	1	0	1,	1
45 46	O G	1	1	1	0	0	1	0	1	109	0 G	0	0	1	1	0	0	0	0
47	SP	1	1	1	1	1	0	1	1	111	SP	0	1	0	+	1	1	1	1
48	Fig.	1	1	1	0	0	1	0	0	112	1	0	1	0	0	1	1	1	0
49 50	2	1	1	1	0	1	0	0	0	113 114	3	1	1	0	0	1	1	0	0
51	3	1	. 1	1	1	1	1	1	0	115	4	0	1	0	0	1	0	1	1
52	4	1	1	1	1	0	1	0	1	116	5	1	1	0	0	1	0	1	0
53	- 5 6	1	1	1	0	1	0	1	0	117	6	1	1	0	0	1	0	0	1
55	7	1	+	1	1	1	0	0	0	118 119	8	0	1	0	0	0	1	0	1
56	8	1	1	1	1	1	0	0	1	120	9	1	1	0	0	0	1	1	0
57	9	1	1	1	0	0	1	1	1	121	0	1	1	0	0	1	1	1	1
58 59	0 SP	1	1	1	0	1	0	0	1	122	SP	0	0	0	1	1	0	1	1
60	Ltr.	1	1	1	0	0	0	0	0	123	E	0	0	1	1	1	0	1	0
61	D	1	1	1	1	0	1	1	0	125	SP	0	1	0	1	1	1	1	. 1
62	E	1	1	1	1	1	1	1	0	126	DEL	0	0	0	0	0	0	0	0
63	SP	1	1	1	1	1.	0	1	1	127	DEL	0	0	0	0	0	0	0	0
l ·		B8	87	B6	B5	В4	В3	В2	В1	•		B8	B7	В6	B5	B4	В3	В2	В1
		L	Bauc	lot: l	ogic.	"0" =	= "pu	nch"						ASCII	: Log	jic inv	ersio	n	
SP = Space																			

Note: When chip enable input is at a logical 0, all outputs are at a logical 1.



# MM4220EK/MM5220EK BCDIC-to-EBCDIC and ASCII-to-EBCDIC code converter

#### general description

The MM4220 EK/MM5220 EK is a 1024-bit read only memory that has been programmed to convert both Binary Coded Decimal Interchange Code (BCDIC) and the American Standard Code for Information Interchange (ASCII) to Extended Binary Coded Decimal Interchange Code (EBCDIC).

The BCDIC-to-EBCDIC converter is located in the first 64 8-bit bytes of the ROM. The unused parity check bit (the most significant input BCDIC bit) is always a "0".


The ASCII-to-EBCDIC converter is located in the second 64 8-bit bytes of the ROM. Thus, the input

ASCII code in addresses 64 through 127 has a "1" in the most significant  $(A_7)$  bit which is used with the selection logic. The resulting 6-bit ASCII input is for display—only upper case and numerical codes, since it will not accept the control commands or the lower case characters.

#### device characteristics

For full electrical, environmental and mechanical details, refer to the MM4220/MM5220 1024-bit read only memory data sheet.

#### typical application




†Mode Control = Logic "0," A<sub>8</sub> = Logic "1."

\*Chip Enable = Logic "1" to obtain outputs.

Logic Levels:
DTL/TTL (except at MOS/ROM interface). Logic "1," +5.0V, NOM. Logic "0," ground, NOM.
MOS/ROM inputs and outputs. Logic "1," more negative. Logic "0," more positive.

#### connection diagram

#### **Dual-In-Line Package**



Order Number MM4220EK/J or MM5220EK/J See Package 11

Order Number MM5220EK/Ñ See Package 18

# code conversion tables

	FUNC	TION							СО	DE							
	INPUT	OUTPUT			11	VPL	JT					(	UT	PU	T		
ROM ADDRESS	BCDIC SYMBOL	EBCDIC SYMBOL	C O D E	В	, B	CD 8	IC 4	2	1	0	1	2	EBC	DI0	5	6	7
0	Space	Space	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1 2	1 2	2	0	0	0	0.	0	1	0	1	1	1	1	0	0	0	1
3	3	3	0	0	0	0	0	+	1	1	1	1	1	0	0	1	1
4	4	4	0	0	0	0	1	0	0	1	1	1	1	0	1	0	0
5	- 5	5	0	0	0	0	1	0	1	1	1	1	1	0	1	0	1
6	6 7	6	0	0	0	0	1	1	0	1	1	1	1	0	1	1	0
7 8	8	7 8	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0
9	9	9	0	0	0	1	0	0	1.	1	1	1	1	1	0	0	1
10	0	0	0	0	0	1	0	1	0	1	1	1	1	0	0	0	0
11	# or =	#	0	0	0	1	0	1	1	0	1	1	1	1	0	1	1
12	@ or '	@_	0	0	0	1	1	0	0	0	1	1	1	1	1	0	0
13 14	>	>	0	0	0	1	1	0	0	0	1	1.	0	1	0	1	0
15	√(TM)	TM	0	0	0	1	1	1	1	0	0	0	1	0	0	1	1
16	Space	Space	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0
17	/	. /	0	0	1	0	0	0	1	0	1	1	0	0	0	0	1
18	S	S	0	0	1	0	0	1	0	1	.1	1	0	0	0	1	0
19	T	T	0	0	1	0	0	1	1	1	1	1	0	0	0	1	1.
20	V	V	0	0	1	0	1	0	0	1	1	1	0	0	1	0	0
22	w	w	0	0	1	0	1	1	0	1	1	1	0	0	1	1	0
23	×	×	0	0	1	0	1	1	1	1	1	1	0	0	1	1	1
24	Y	Y	0	0	1	1	0	0	0	1	1	1	0	1	0	0	0
25	Z	Z	0	0	1	1	0	0	1	.1	1	1	0	1	0	0	1
26	‡(RM)	RM	0	0	1	1	0	1	0	1	1	1.	0	0	0	0	0
27 28	% or (	%	0	0	1	1	1	0	0	0	1	1	0	1	1	0	0
29	/ V	+	0	0	1	1	1	0	1	0	1	0	0	1	1	1	0
30	\	g.	0	0	1	1	1	1	0	0	1	0	0	1	0	1	0
31	##	=	0	0	1.	1	1.	1	1	0	1	1	1	1	1	1	0
32		-	0	.1	0	0	0	0	0	0	1	1	0	0	0	0	0
33	J	J K	0	1	0	0	0	0	0	1	1	0	1	0	0	0	0
35	L	L	0	1	0	0	0	1	1	1	1	0	1	0	0.	1	1
36	М	М	0	1	0	0	1	0	0	1	1	0	1	0	1	0	0
. 37	N	N	0	1	0	0	1	0	1	1	1	0	1	0	1	0	1
38	0	0	0	1	0	0	1	1	0	1	1,	0	1	0	1	1	0
39 40	P	P	0	1	0	0	0	0	0	1	1	0	1	0	0	1	1
41	R	Q R	0	1	0	1	0	0	1	1	1	0	1	1	0	0	0
42	i i	!	0	1	0	1	0	1	o	ò	1	0	1	1	0	1	0
43	\$	\$	0	1	0	1	0	1	1	0	1	0	1	1	0	1.	1
44	•		0	1	0	1	1	0	0	0	1	0	1	1	1	0	0
45	1	)	0	1	0	1	1	0	1	0	1	0	1	1	1	0	1
46 47	μ.	1	0	1	0	1	1	1	0	0	1	1	1	1	1	1	0
48	& or +	&	0	1	1	0	0	0	0	0	1	0	1	0	0	0	0
49	А	Α	0	1	1	0	0	0	1	1	1	0	0	0	0	0	1
50	В	В	0	1	1	0	0	1	0	1	1	0	0	0	0	1	0
51	С	С	0	1	1	0	0	1	1	1	1	0	0	0	0	1	1
52 53	D E	E E	0	1	1	0	1	0	1	1	1	0	0	0	1	0	1
54	F	F	0	1	1	0	1	1	0	1	1	0	0	0	1	1	0
55	G	G	0	1	1	0	1	1	1	1	1	0	0	0	1	1	1
56	н	н.	0	1	1	1	0	0	0	1	1	0	0	1	0	0	0
57	1	ı	0	1	1	1	0	0	1	1	1	0	0	1	0	0	1
58 59	?	?	0	1	1	1	0	1	0	0	1	1	0	1	1	1	1
60	□ or )	-	0	1	1	1	1	0	0	0	1	0	0	1	0	1	0
61	1	(	0	1	1	1	1	0	1	0	1	0	0	1	1	0	1
62	<	<	0	1	1	1	1	1	0	0	1	0	0	1	1	0	0
63	<b>‡</b>	,	0	1	1	1	1	1	1	0	1	1	1	1	1	0	1

# code conversion tables(con't)

	FUNC	CTION							СО	DE						-	
	INPUT	OUTPUT	-	-	. 1	NPL	JΤ					(	יטכ	rPU	T	-	
ROM ADDRESS	ASCII SYMBOL	EBCDIC SYMBOL	CODE	b <sub>6</sub>	b <sub>5</sub>	ASC b <sub>4</sub>		b <sub>2</sub>	<b>b</b> 1	0	1	2	EBC	DIC	C 5	6	7
64	@	@	1	0	0	0	0	0	0	0	1	1	1	1	1	0	0
65 66	A B	B	1	0	0	0	0	1	0	1	1	0	0	0	0	0	0
67	C	c	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1
68	D	D	1	0	0	0	1	0	0	1	1	0	0	0	1	0	0
69	E	E	1	0	0	0	1	0	1	1	1	0	0	0	1	0	1
70	F G	F G	1	0	0	0	1	1	1	1	1	0	0	0	1	1	0
71 72	Н	Н	1	0	0	1	0	0	0	1	1	0	0	1	0	0	0
73	ı	. 1	1	0	0	1	0	0	1	1	1	0	0	1	0	0	1
74	J.	J	1	0	0	1	0	1	0	1	1	0	1	0	0	0	1
75	K	K	1	0	0	1	0	0	1	1	1	0	1	0	0	1	0
76 77	L M	L M	1	0	0	1	1	0	0	+	1	0	1	0	0	0	0
78	N	N .	1	0	0	1	1	1	0	1	1	0	1	0	1	0	1
79	0	0	1	0	0	1	1	1	1	1	1	0	1	0	1	1	0
80	Р	P	1	0	1	0	0	0	0	1	1	0	1	0	1	1	1
81 82	Q B	Q B	1	0	1	0	0	0	0	1	1	0	1	1	0	0	0
83	S	S	1	0	1	0	0	1	1	i	1	1	0	0	0	1	0
84	T	Т	1	0	1	0	1	0	0	1	1	1	0	0	0	1	1
85	U	υ	1	0	1	0	1	0	1	1	1	1	0	0	1	0	0
86	V	V	1	0	1	0	1	1	0	1	1	1	0	0	1	0	1
87 88	W X	×	1	0	1	0	0	0	0	1	1	1	0	0	1	1	0
89	Ÿ	Ŷ	1	0	H	1	0	0	1	1	1	1	0	1	0	0	0
90	Z	Z	1	0	1	1	0	1	0	1	1	1	0	1	0	0	1
91	1	(	1	0	1	1	0	1	1	0	1	0	0	1	1	0	1
92	\ \		1	0	1	1	1	0	0	0	1	0	0	0	0	0	0
93 94	or^	)	1	0	1	1	1	1	0	0	1	0	1	1	1	1	1
95	-		1	0	1	1	1	1	1	0	1	1	0	1	1	0	1
96	Space	Space	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0
97	! "	! !	1	1	0	0	0	0	1	0	1	0	1	1	0	1	0
98 99	#	#	1	1	0	0	0	1	1	0	1	1	1	1	0	1	1
100	\$	\$	1	1	6	0	1	0	Ö	o	1	0	1	1	0	1	1
101	%	%	1	1	0	0	1	0	1	0	1	1	0	1	1	0	0
102	&	& .	1	1	0	0	1	1	0	0	1	0	1	0	0	0	0
103	,		1	1	0	0	1	0	0	0	1	0	0	1	1	0	1
104	<del>'</del>	)	1	1	0	+	0	0	1	0	1	0	1	1	1	0	1
106	•	•	. 1	1	0	1	0	1	0	0	1	0	1	1	1	0	0
107	+	+	1	1	0	1	0	1	1	0	1	0	0	1	1	1	0
108 109			1	1	0	1	1	0	0	0	1	1	0	0	0	1	1
110			1	1	0	1	1	1	0	0	1	-	0	1	0	1	0
111	, ,	/	1	1	0	1	1	1	1	0	1	1	0	0	0	0	1
112	0	0	1	1	1	0	0	0	0	1	1	1	1	0	0	0	0
. 113	1 2	1	1	1	1	0	0	0	1	1	1	1	1	0	0	0	1
114 115	3	3	1	1	1	0	0	1	0	1	1	1	1	0	0	1	0
116	4	4	1	1	1	0	1	0	0	1	1	1	1	0	1	0	6
117	5	5	1	1	1	0	1	0	1	1	1	1	1	0	1	0	1
118	6	6	1	1	1	0	1	1	0	1	1	1	1	0	1	1	0
119	7 8	7 8	1	1	1	0	1	0	1	1	1	1	1	0	.1	1	1
120 121	9	9	1	1	1	1	0	0	0	1	1	1	1	1	0	O O	0
122	-	:	1	1	1	1	0	1	0	0	1	1	1	1	0	1	0
123	;	;	1	1	1	1	0	1	1	0	1	0	1	1	1	1	0
124	<	<	1	1	1	1	1	0	0	0	1	0	0	1	1	0	0
125	=	=	1	1	1	1	1	0	1	0	1	1	1	1	1	1	0
126 127	> ,	> 2	1	1	1	1	1	1	0	0	1	1	0	1	1	1	0

## MM4220LR/MM5220LR BCDIC to ASCII-7/ ASCII-7 to BCDIC code converter

#### general description

The MM4220LR/MM5220LR is a 128 x 8 read only memory which has been programmed to convert the 64 characters of the Binary Coded Decimal Interchange Code (BCDIC) to the American Standard code for Information Interchange in seven bits (ASCII-7).


The first half of the ROM, from address 0 to

address 63, converts the 64 character ASCII graphic subset to BCDIC. The tables show the character assignments and their binary equivalents.

For electrical, environmental and mechanical details, refer to the MM4220/MM5220 data sheet.

## typical applications and connection diagram





\*Mode Control = Logic "0." As = Logic "1." \*Chip Enable = Logic "1" to obtain outputs.


Logic Levels:
DTL/TTL (except at MOS/ROM interface). Logic "1," +5.0V, NOM. Logic "0," ground, NOM.

## **Dual-In-Line Package**



Order Number MM4220LR/J or MM5220LR/J See Package 11 Order Number MM5220LR/N See Package 18

#### ASCII to BCDIC



†Mode Control = Logic "0," A<sub>8</sub> = Logic "1."

\*Chip Enable = Logic "1" to obtain outputs

Lagic Levels:
DTL/TTL (except at MOS/ROM interface). Logic "1," +5.0V, NOM. Logic "0," ground, NOM.
MOS/ROM inputs and outputs. Logic "1," more negative. Logic "0," more positive.

# code conversion tables

#### ASCII to BCDIC

	F1	TION	r						<del></del>	CODE							
			_							CODE							
	INPUT	OUTPUT	C O D			INPUT						'	OUTPU				
ROM ADDRESS	ASCII SYMBOL	BCDIC SYMBOL	D E	b7	bs	AS b4	CII	b2	b <sub>1</sub>	MC/ DATA	P	В	BCD!	8 8	4	2	1
0	SP	SP	0	0	0	0	0	0	0	0	. 0	0	0	0	0	0	0
1	!	ŀ	0	0	0	0	0	0	1	0	1	1	0	1	0	1	0
3	#	#	0	0	0	0	0	1	0	0	1	0	0	1	0	1	1
4	\$	\$ .	0	0	0	0	1	0	0	0	0	1	0	1	0	1	1
5	% .	%	0.	0	0	0	1	0	1	0	1	0	1	1	1	0	0
6	- 8ı ,	- &- - V	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0
7 8	,	Blank	0	0	0	0	0	1 0	0	0	1	0	1	0	0	0	0
9	<del>,</del>	Δ	0	0	0	.1	0	0	1 .	0	1	1	0	1	1	1	1
10	•	•	0	0	0	1	0	1	0	0	1	1	0	1	1	0	. 0
11	VT.	<u>†</u>	0	0	0	1	0	0	0	0	0	0	1	1	0	1	0
12 13	, CR	Í	0	0	0	1	1	0	1	1	1	1	1	1	1	1	1
14		<del>                                     </del>	0	0	0	1	1	1	0	0	1	1	1	1	0	1	1
15	/	/	0	0	0	1	1	1	1	0	0	0	1	0	0	0	1
16	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	1	0
17 18	1 2	1 2	0	0	1	0	0	0	0	0	1	0	0	0	0	0	0
19	3	3	0	0	1	0	0	1	1	0	0	0	0	0	0	1	1
20	4	4	0	0	1	0 .	1	0	0	0	1	0 .	0	0	1	0	0
21	5	5	0	0	1	0	· 1	0	1	0	0	0	0	0	1	0	1 0
22	7	7	0	0	1	0	1	1 1.	0	0	0	0	0	0	1	1	1
24	8	8	0	0	1	1.	0	0	0	0	1	0	0	1	0	o	0
25	9	9	0	0	1	1	0	0	1	0	0	0	0	1	0	0	1
26	<u> </u>	:	0	0	1	1	0	1	0	. 0	1	0	0	1 .	1 1	0.	1
27	; · ·	<	0	0	1	1	0	0	0	0	0	1	0	1	1	1	0
29	=	<del></del>	0	0	1	1	1	0	1	0	0	0	0	1	1	1	1
30	>	>	0	0	1.	1	1	1	0	0	- 1	-0	0	- 1	1	1.	0
31	?	?	0	0	1	1	1	1	1.	0	0	1	1	1	0	0	0
32	@ A	@ A	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
34	В	В	0	1	0	0	0	1	0	0	1	1	-1	0	0	1	ō
35	С	С	0	1	0	0	0	1	1	0	0	1	1	0	0	1	1
36	D	D	0	1	0	0	1	0	0	0	0	1	1	0	1	0	0
37 38	E	E F.	0	1	0	0	1	1	0	0	0	1	1	0	1	1	0
39	G	G	0	1	0	0	1	-1	1	. 0	1	1	1	0	1	1	1
40	н	Н	0	1	0	1	0	0	0	0	1	1	1	1	0	0	0
41	1	1	0	1	0	1	0	0	1	0	0	1	0	1	0	0	1
42 43	. J	. J K	0	1	0	1	0	1	0	0	0	1	0	0	0	1	0
44	L	L	0	1	0	1	1	0	0	. 0	1	1	0	0	0	1	1
45	М	М	0	1	0	1	1	0	1	0	0	1	0	0	.1	0	0
46	, N	N O	0	1	0	1	1 1	1	0	0	1 1	1	0	0	1	0	. 1
47 48	O P	P	0	1	1	0	0	0	0	0	0	1	0	0	1	1	1
49	Q.	Ω	0	1	1	. 0	0	0	1	. 0	0	1	0	1	0	0	0
50	R	R	0	1	1	0	0	1	0	0	1	1	0	1	0	0	1
51 52	S T	S	0	1	1	0	0	0	0	0	0	0	1	0	0	1	0
52		U	0	1	1	0	1	0	1	0	0	0	1	0	1	0	0
54	v	v	0	1	1	0	1	1	0	0	1 .	0	1	0	1	0	1
55	W.	w	0	1	1	0	1	1	1	0	1	0	1	0	1	1	0
56 57	×	X Y	0	1	1	1	0	0	0	0	0	0	1	0	0	0	0
57 58	Z	z	0	1	1	1	0	1	0	0	1	0	1	1	0	0	1
59	ī	į .	0	1	1	1	0	1	1	0	1	1	1	1	1	0	1
60	\		0	1	1	1	1	0	0	. 0	0	0	1	1	1	1	0
61 62	1	1	0	1	1	1	1	0	0	0	0	1	0	1	1	0	1 0
63		-	0	1	1	1	1	1	1	0	1	1	. 0	0	0	0	0
			A7	A <sub>6</sub>	A <sub>5</sub>	A4	А3	A2	A <sub>1</sub>	B8	B <sub>7</sub>	В6	B <sub>5</sub>	Ba	B <sub>3</sub>	B <sub>2</sub>	В1
	L	L		76	פר	~4		_~~		~~		-6					,

# code conversion tables(con't)

BCDIC to ASCII

ROM ADDRESS	FUNC INPUT	OUTPUT															
			С			INPU?	ř			CODE		· · · · · ·	OUTPL	JT			
	BCDIC.	ASCII	0				DIC			Ř			ASC				
	SYMBOL	SYMBOL	E	В	Α	8	4	2	1	Ţ	b7	b <sub>6</sub>	b <sub>5</sub>	b4	b3	b2	b <sub>1</sub>
64	SP	SP	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0
65 66	1 2	2	1	0	0	0	0	0	0	1	0	1	1	0	0	0	0
67	3	3	1	0	0	0	0	1	1	Ö	0	1	1	0	0	1	1
68	4	4	1	0	0	0	1	0	0	1	. 0	1	1	0	1	0	0
69	- 5	5	1	0	0	0	1	0	1	0	0	1	1	0	1	0	0
70	6 . 7	6 7	1	0	0	0	1	1	0	1	0	1	1	0	1	1	1
72	8	8	1	0	. 0	1	0	0	0	1	0	1	1	1	0	0	0
73	9	9	1	0	0	1	0	0	1	0	0	1	1	. 1	0	0	1
74	0 #	0 ` #	1	0	0	1	0	1	0	1	0	1	0	0	. 0	0	0
76	@	@	1	0	0	1	1	0	0	1	1	0	0	0	0	0	-
77			1	0	0	1	-1	0	1	0	0	ì	1	1	0	1	0
78	>	. >	1	0	0	1	1	1	0	1	0	1	1	1	1	1	0
79 80	√ Blank	= (	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0
80	Blank /	<del></del>	1	0	1	0	0	0	1	1	0	1	0	1	1	1	1
82	S	S	1	0	1	0	0	1	0	0	1	0	1	0	0	1	1
83	T	T	1	0	1	0	0	1	1	1	1	0	1	. 0	1	0	0
84 85	U V	V	1	0	1	0	1	0	0	0	1	0	1	0	1	0	1
86	w	w	1	0	1	0	1	1	0	1	1	0	1	0	1	1	1
87	x	X	1	0	1	0	1	1	1	1	1	0	1	1	0	0	0
88	Υ	Υ	1	0	1	1	0	0	0	0	1	0	1	1	0	0	1
89 90	Z	Z VT	1	0	1	1	0	0	0	0	0	0	0	1	0	1	0
91	<u>†</u>	,	1	0	1	1	0	1	1	<del>  ;</del>	0	1	0	1	1	0	0
92	%	.%	1	0	1	1	1	0	0	1	0	1	0	0	1	0	1
93	V		1	0 :	1	1	1	0	1	0	0	1	0	0	1	1	1
94 95		\	1	0	1	1	1	1	0	0	0	1	0	0	0	0	0
96	+++		1	0	0	0	0	0	0	0	1	0	1	1	1	1	1
97	J	J	1	1	0	0	0	0	1	1	1	0	0	1	0	1	0
98	К	К	. 1	1	0	0	0	1	0	0	1	0	0	1	0	1	1
99 100	L M	L M	1	1	0	0	0	0	0	0	1	0	0	1	1	0	0
101	N	N N	1	1	0	0	1	0	1	.0		0	0	1	1	1	6
102	0	0	1	1	0	0	1	1	0	1	1	0	0	1	1	1	- 1
103	Р	Р	1	1	0	0	1	1	1	0	1	0	1	0	0	0	0
104 105	Q R	Q R	1	1	0	1	0	0	0	1	1	0	1	0	0	0	0
106	!	!	1	1	0	. 1	0	1	0	0	0	1	0	0	0	0	1
107	\$	\$	1	1	0	1	0	1	1	.0	0	1	0	0	1	0	0
108	•		1	1	0	1	1	0	0	1	0	1	0	1	0	1	0
109 110	<u>]</u>		1	1	0	1	1	0	0	1	0	0	1	1	0	0	1
111	Δ	)	1	1	0	1	1	1	1	1	0	1	0	1	0	0	1
112	&	&	1	1	1	0	0	0	0	1	0	1	0	0	1	1	0
113	A	A	1	1	1	0	0	0	1	0	1	0	0	0	0	0	1
114	B C	B C	1	1	1	0	0	1	0	0	1	0	0	0	0	1	0
116	D	D	1	1	1	0	1	0	0	-	+	0	0	0	1	0	0
117	E	E	1	1	1	0	1	0	1	1	1	0	0	0	1	0	1
118	F	F	1	1	1	0	1	1	0	1	1	0	0	0	1	1	0 .
119 120	G H	G H	1	1	1	0	0	0	0	0	1	0	0	0	0	0	0
121			1	1	1	1	0	0	1	1	1	0	0	1	0	0	1
122	?	?	1 .	1	1	1	0	1	0	Ö	0	1	1	1	1	1	1
123			1	1	1	1	. 0	1	1	0	0	. 1	0	1	1	1	0
124 125		<u> </u>	1	1	1	1	1	0	0	1	1	0	1	1	1	1	0
126	<	<	1	1	1	1	1	0	0	1 0	0	0	1	1	0	0	0
127	1	CR	1	1	1	1	1	1	1	1	0	0	0	1	1	0	1
			A7	A <sub>6</sub>	A <sub>5</sub>	A4	А3	A <sub>2</sub>	A1	В8	B <sub>7</sub>	В6	B <sub>5</sub>	84	В3	B <sub>2</sub>	B <sub>1</sub>



## MM4221/MM5221 1024-bit read only memory

### general description

The MM4221/MM5221 is a 1024-bit static read only memory. It is a P-channel enhancement mode monolithic MOS integrated circuit utilizing low threshold voltage technology. The device is a nonvolatile memory organized as 128-8-bit words or 256-4-bit words. Programming of the memory contents is accomplished by changing one mask during the device fabrication.

#### features

■ Bipolar compatibility +5V, -12V operation

■ High speed operation

<700 ns typ

Static operation

no clocks required

Common data busing


output wire AND capability

Chip enable output control


#### applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generators
- Microprogramming.

### block and connection diagrams



#### Dual-In-Line Package



Order Number MM4221J or MM5221J See Package 11 Order Number MM5221N See Package 18

Note: For programming information see AN-100.

#### absolute maximum ratings

 $\begin{array}{c} V_{GG} \text{ Supply Voltage} & V_{SS} - 20V \\ V_{DD} \text{ Supply Voltage} & V_{SS} - 20V \\ \text{Input Voltage} & (V_{SS} - 20)V < V_{IN} < (V_{SS} + 0.3)V \\ \text{Storage Temperature} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \text{Operating Temperature} & \text{MM4221} & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ & \text{MM5221} & 0^{\circ}\text{C to} + 70^{\circ}\text{C} \\ \text{Lead Temperature (Soldering, 10 sec)} & 300^{\circ}\text{C} \end{array}$ 

#### electrical characteristics

 $T_A$  within operating temperature range,  $V_{SS} = +5V \pm 5\%$ ,  $V_{GG} = V_{DD} = -12V \pm 5\%$ , unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels					
MOS to TTL					
Logical "1"	6.8 k $\Omega$ ±5% to $V_{GG}$ Plus One	·		+0.4	· V
Logical "0"	Standard Series 54/74 Gate	+2.4			· V
Output Current Capability					
Logical "0"	V <sub>OUT</sub> = 2.4V	2.5			mA
Input Voltage Levels					
Logical "1"	·		. *	V <sub>SS</sub> - 4.2	V
Logical "0"		V <sub>SS</sub> - 2.0			V
Power Supply Current	$T_A = 25^{\circ}C$				
I <sub>DD</sub>	$V_{SS} = +5V$		6.5	12.0	mA
I <sub>GG</sub> (Note 1)	$V_{GG} = V_{DD} = -12V$			1	μΑ
Input Leakage	$V_{IN} = V_{SS} - 12V$			1	μΑ
Input Capacitance	f = 1.0 MHz, V <sub>tN</sub> = 0V		5	/ E	pF
V <sub>GG</sub> Capacitance (Note 4)	f = 1.0 MHz, V <sub>IN</sub> = 0V		15	25	pF
Address Time (Note 2)	See Timing Diagram				
TACCESS	$T_{\Delta} = 25^{\circ}C$		700	950	ns
, , , , , , , , , , , , , , , , , , ,	V <sub>SS</sub> = 5V				
	$V_{GG} = V_{DD} = -12V$				
Output AND Connections	6.8 k $\Omega$ ±5% to V $_{ m GG}$ Plus One			8	
(Note 3)	Standard Series 54/74 Gate				

Note 1: The V<sub>GG</sub> supply may be clocked to reduce device power without affecting access time.

Note 2: Address time is measured from the change of data on any input except mode control or Chip Enable line to the output of a TTL gate. (See Timing Diagram). See curves for guaranteed limit over temperature.

Note 3: The address time in the TTL load configuration follows the equation:


 $T_{ACCESS}$  = The specified limit + (N - 1) (50) ns

Where N = Number of AND connections.


Note 4: Capacitance guaranteed by design.

# performance characteristics


Power Supply Current vs Power Supply Voltages




Power Supply Current vs Ambient Temperature




Typical Access Time vs Power Supply Voltages




Guaranteed Access Time vs Power Supply Voltages




## timing diagram/address time





## typical application

128-8 Bit ROM Showing TTL Interface



#### **OPERATING MODES**

128x8 ROM connection Control – Logic "0" A<sub>8</sub> – Logic "1"

256x4 ROM connection Control — Logic "1"

- Enables the odd  $(B_1 \ldots B_7)$  or even.  $(B_2 \ldots B_8)$  outputs:

The outputs are "Enabled" when a logic "1" is applied to the Chip Enable line.

The outputs are connected to ground through an internal MOS resistor when "Disabled."

Logic levels are negative true MOS logic.

Mode control should be "hard wired" to either V<sub>DD</sub> (logical "1") or V<sub>SS</sub> (logical "0").

The logic levels are in negative voltage logic notation.



### MM4221RR/MM5221RR ASCII-7 to EBCDIC code converter


#### general description

The MM4221RR/MM5221RR is a 1024-bit readonly memory that has been programmed to convert between the 128 characters of ASCII-7, the American Standard Code for Information Interchange in seven bits, and EBCDIC, an extended binary coded decimal interchange code. This conversion follows the EBCDIC character assignments used in the IBM 1130 computer. Certain arbitrary assignments have also been made for maximum usefulness, and in these two areas the part differs from the MM4230QY/MM5230QY, which follows American National Standard ANSI X3.26 recommendations for character assignments.

For electrical, environmental and mechanical details, refer to the MM4221/MM5221 data sheet.

#### typical application

#### ASCII-7 to EBCDIC



Order Number MM4221RR/J or MM5221RR/J See Package 11 Order Number MM5221RR/N See Package 18

# code conversion tables

		TION	l														
	INPUT	OUTPUT	├─						со	DE							·
ROM ADDRESS	ASCII SYMBOL	EBCDIC SYMBOL	MSB		INF	UT			LSB	MSB			OUT	PUT			
	NULL				_	_	_			-			· -	-	-		LSB
0	SOH	NULL	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1
2	STX	STX	0	0	0	0	0	1	-	0	0	0	1 6	0	0	1	+
3	ETX	ETX	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1
4	EOT.	EOT	0	.0	0	0	1	0	0	0	0	1	1	0	1	1	1
- 5	ENQ	ENQ	0	0	0	0	1	0	1	0	0	1	0	1	1	0	1
6	ACK	ACK	0	0	0	0	1	1	0	0	0	1	0	1	1	1	0
7	BEL	BEL	0	0	0	0	1	1	1	0	0	1	0	1	1	1	1
9	BS	BS HT	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0
10	LF	LF	0	0	0	1	0	1	<del>'</del>	.0	0	1	0	0	1	0	1
11	VT	VT	0	0	0	1	0	1	1	0	0	0	0	1	0	1	1
12	FF	FF	0	.0	0	1	1	0	0	0	0	0	0	1	1	0	0
13	CR	CR	0	0	0	.1.	1	0	1	0	0	0	0	1	1	0	1
14	S0	S0	0	0	0	1	1	1	0	0	0	.0	0	1	1	1	. 0
15	S1	S1	0	0	0	1	1	1	1	0	0	0	0	1	1.	1	1
16 17	DLE DC1	DLE DC1	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0
17	DC1	DC1	0	0	1	0	0	0	1	0:	0	0	1	0	0	1	0
19	DC2	DC3								0	0	0	1	0	0	1	1
20	DC4	RS	l							0.	0	1	1	0	1	0	+
21	NAK .	NAK	1			-1				0	0	1	1	1	.1	0	1
22	SYN	SYN	]							0	0	1	1	. 0	0	1	0
23	ETB	EOB				į				0	0	1	0	0	1	1	0
24	CAN	CAN	100	-						0	0	0	1	1	0	0	0
25	EM	EM		CC	NITN			RY		0	0	0	1	1	0	0	1
26 27	SUB	SUB			SE	QUEN	CE			0	0	1	1 0	.1	1	0	1 0
28	FS	FLS				- 1				0	0	0	1	1	1	0	0
29	GS	GS				1				0	0	0	1	+	++	0	1
30	RS	RDS	i			1				0	0	0	1	1	1	1	10
31	US	US				1				0	0	0	1	1	1	1	1
32	SP	SP	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0
33	1	1	1		,	1				0	1	0	. 1	1	0	1	0
34	"	.,	]			1				. 0	1	1	1	1	1	1	1
35	#	#				i				0	1	1	1	1	0	1	1
36	\$	\$	1			-				0	1	0	1	1	0	1	1
37 38	% &	% &				1				0	1	1	0	1	0	0	0
39		<del>"</del> ,				- 1				0	1	1	1	0	1	0	1
40		<del>                                     </del>	ł			- 1				0	1	0	0	1	1	0	1
41	<del>'</del>	<del>                                     </del>	i			1				0	<u> </u>	0	1	1	1	0	1
42	•	· ·								ō	1	0	1	1	1	0	0
43	+	+	1			'				0	1	0	0	1	1	1	0
44	. ,		] .			1				0	1	. 1	0	1	0	1	1
45	-					- 1				0	1	1.	0	0	0	0	0
46			ļ			1				0	1	0	0	1	0	1	1
47	/-									0	1	1	0	0	0	0	1
48 49	0	0	ł							1	1	1	1	0	0	0	0
50	2	7	1							1	1	1	1	0	0	1	0
51	3	3	1			ı				1	1	1	+	0	0	+	1
52	4	4	1			1				1	1	1	1	0	1	o	0
53	5	5	1							1	. 1	1	1	0	1	0	1
54	6	6	1							1	1	1	1	0	1	1	0
55	. 7	7				-				1	1	1	1	0	1	1	1
56	8	8	Į			ı				1	1	1	1	1.	0	0	0
57	9	9	1			1				1	1	1	1	1	0	0	1
58 59		<u> </u>	ł			-				0	1	1	1	1	0	1	0
60	<del>- ;                                   </del>	< .	1			'				0	1	0	0	1	1	0	0
61		-	ł			1				0	1	1	1	1	-	1	0
62	>	>	1			١.				0	1	1	6	1	1	1	0
63	?	?	<b> </b>			_			_	0	1	1	0	1	1	1	1
					A <sub>5</sub>			A <sub>2</sub>	A <sub>1</sub>			В6	85	B4		B <sub>2</sub>	B <sub>1</sub>

# code conversion tables(con't)

		TION	CODE											
	INPUT	ООТРОТ	INPUT OUTPUT											
ROM ADDRESS	ASCH SYMBOL	EBCDIC SYMBOL	MSB LSB MSB											
64	· @	. 6	1 0 0 0 0 0 0 0 1 1 1 1 0	0										
65	Α	Α	1 1 0 0 0 0	1										
66	В	В	1 1 0 0 0 1	. 0										
67	С	C ·	1 1 0 0 0 1	1										
68	D	D	1 1 0 0 0 1 0	0										
69 70	E. F	E	1 1 0 0 0 1 0	1										
71	G	F G	l — I — I — I — I — I — I — I — I — I —	. 0										
72	Н	н		0										
73	- 1	<del>                                     </del>	1 1 0 0 1 0 0	1										
74	<del></del>	J	1 1 0 1 0 0 0	1										
75	К	К		0										
76	L	L		1										
77	М	М	1 1 0 1 0 1 0	0										
78	N	N	1 1 0 1 0 1 0	1										
79	0	0	1 1 0 1 0 1 1	0										
80	P	Р	CONTINUING BINARY 1 1 0 1 0 1 1	1										
81	Q	· Q	SECUENCE 1 1 0 1 1 0 0	0										
82	R .	R	1 1 0 1 1 0 8	1										
83	S	S	1 1 1 0 0 0 1	. 0										
84	Т	T	1 1 1 0 0 0 1	1										
85	V	U	1 1 1 0 0 1 0	. 0										
86 87	w	v w	1 1 1 0 0 1 0	0										
88	×	×		1										
89	Ŷ	<del>                                     </del>	1 1 1 0 0 1 1	0										
90	z	z	1 1 1 0 1 0 0	1										
91	ī	1	1 0 1 0 1 1 0	1										
92	· ·	NL.	0 0 0 1 0 1 0	1										
93	]	100	1 0 1 1 1 0	1										
94	. ^ .	7	0 1 0 1 1 1	1										
95	-		0 1 1 0 1 1 0	1										
. 96		RES	1 1 0 0 0 0 0 0 0 0 1 0 1 0	0										
97	а	a	1 0 0 0 0 0	1										
98	b	ь	1 0 0 0 0 1	0										
99	С	С	1 0 0 0 0 1	1										
100	d	d	1 0 0 0 1 0	0										
101	e f	e f	1 0 0 0 0 1 0	1										
				0										
103	g	g h	1 0 0 0 1 1	0										
104	h	i	1 0 0 0 1 0 0	1										
106	<del>                                     </del>	<del>                                     </del>	1 0 0 1 0 0 0	1										
107	k	k		0										
108		<u> </u>	1 1 0 0 1 0 0 1	1										
109	m	m	1 0 0 1 0 1 0	0										
110	n	n	1 0 0 1 0 1 0	1										
111	0	0	1 0 0 1 1 1	0										
112	р	p	1 0 0 1 1	1										
113	q	q	1 0 0 1 1 0 0	0										
114	r	r	1 0 0 1 1 0 0	1										
115	s	s	1 0 1 0 0 0 1	0										
116 117	. t	t	1 0 1 0 0 0 1 1 0 1 0 0 1 0	1 0										
117	u V:	v	1 0 1 0 0 1 0 1 0 1 0 0 1 0	1										
119	w	w	1 0 1 0 0 1 1	0										
120	×	×	1 0 1 0 0 1 1	1										
121	ŷ	y	1 0 1 0 1 0 0	0										
122	z	z	1 0 1 0 1 0 0	1										
123	1		1 0 0 0 1	1										
124	1		0 1 0 0 1 1 1	1										
125			1 0 0 1 1 0 1	1										
126	~	é	0 1 0 0 1	0										
127	DEL	DEL	0 0 0 0 1 1	1										
	1		A7 A6 A5 A4 A3 A2 A1 B8 B7 B6 B5 B4 B3 B2	B <sub>1</sub>										

## MM4230/MM5230 2048-bit read only memory

#### general description

The MM4230/MM5230 is a 2048-bit static read only memory. It is a P-channel enhancement mode monolithic MOS integrated circuit utilizing low threshold voltage technology. The device is a nonvolatile memory organized as 256-8 bit words or 512-4 bit words. Programming of the memory contents is accomplished by changing one mask during the device fabrication. Customer programs may be supplied in a tape, card, or pattern selection format.

#### features

- Bipolar compatibility
- High speed operation

500 ns typ

Static operation

no clocks required

■ Common data busing


output wire AND capability


Chip enable output control.

#### applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generators
- Microprogramming.

## block and connection diagrams





or MM5230J

See Package 11 Order Number MM5230N See Package 18

Note: For programming information see AN-100.

#### absolute maximum ratings

 $\begin{array}{c} V_{GG} \text{ Supply Voltage} & V_{SS}-30V \\ V_{DD} \text{ Supply Voltage} & V_{SS}-15V \\ \text{Input Voltage} & (V_{SS}-20)V < V_{IN} < (V_{SS}+0.3)V \\ \text{Storage Temperature} & -65^{\circ}\text{C to} +150^{\circ}\text{C} \\ \text{Operating Temperature} & MM4230 & -55^{\circ}\text{C to} +125^{\circ}\text{C} \\ & & & & & & & & & & & & & & \\ MM5230 & & & & & & & & & & \\ \text{Lead Temperature (Soldering, 10 sec)} & & & & & & & & & & \\ \hline \end{array}$ 

#### electrical characteristics

 $T_A$  within operating temperature range,  $V_{SS}$  = +12V ±5% and  $V_{GG}$  = -12V ±5%, unless otherwise specified.

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS	
Output Voltage Levels MOS to MOS Logical "1" Logical "0"	1 MΩ to GND Load (Note 1)	V <sub>SS</sub> -1.0		V <sub>ss</sub> -9.0	V V	
MOS to TTL Logical "1" Logical "0"	6.8 k $\Omega$ to $V_{GG}$ Plus One Standard Series 54/74 Gate Input	+2.4		+0.4	v v	
Input Voltage Levels Logical "1" Logical "0"		V <sub>SS</sub> -2.0	A T	V <sub>SS</sub> -8.0	<b>v</b>	
Power Supply Current V <sub>SS</sub> V <sub>GG</sub> (Note 1)	T <sub>A</sub> = 25°C		24	40 1	mA μA	
Input Leakage	V <sub>IN</sub> = V <sub>SS</sub> -12V			1 ,	μΑ	
Input Capacitance	$f = 1.0 \text{ MHz}$ $V_{IN} = 0V$		5		pF	
Access Time (Notes 2, 3)  TACCESS	T <sub>A</sub> = 25°C (See Timing Diagram) V <sub>SS</sub> = +12V V <sub>GG</sub> = -12V	150	500	725	ns	
Output AND Connection	MOS Load TTL Load			3 8		

Note 1: The VGG supply may be clocked to reduce device power without affecting access time.

Note 2: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. See Timing Diagram.

Note 3: The access time in the TTL load configuration follows the equation:  $T_{ACCESS}$  = the specified time + (N-1) (50) ns where N = number of AND connections.

Note 4: The above logic levels are indicated in negative logic notation.

## performance characteristics

Guaranteed Access Time vs Supply Voltages

1000

TA = 725°C


TA = 70°C


TA = 25°C


TA = 25°C

10.8 12.0 13.2


V<sub>SS</sub> & V<sub>GG</sub> (V)









# timing diagram/address time





## typical application

256 x 8 Bit ROM Showing TTL Interface



<sup>&</sup>lt;sup>†</sup>See operating mode notes.

#### **OPERATING MODES**

128x8 ROM connection Mode Control — Logic "0" A9 — Logic "1"

 $\begin{array}{lll} 256x4 \ ROM \ connection \\ \text{Mode Control} - Logic \ "1" \\ \text{Ag} & - \text{Logic "0" Enables the odd} \\ & (B_1 \dots B_7) \ \text{outputs} \\ & - \text{Logic "1" Enables the even} \\ & (B_2 \dots B_8) \ \text{outputs}. \end{array}$ 

The outputs are "Enabled" when a logic "1" is applied to the Chip Enable line.

The outputs are connected to  $V_{D\,D}$  through an internal MOS resistor when "Disabled."

The logic levels are in negative voltage logic notation.

<sup>\*</sup>R values can vary from 740 $\Omega$  to 30 k $\Omega$ .




# MM4230BO/MM5230BO, MM4231CMU/MM5231CMU hollerith to ASCII code converter

#### general description


The MM4230BO/MM5230BO 2048-bit MOS readonly memory has been programmed to convert the 12 line Hollerith punched card code to eight level ASCII. This conversion conforms to the American National Standard (ANSI x 3.26 – 1970). Three TTL 4-input NAND gates, and three inverters are used to compress the 12 Hollerith lines to eightline binary encoded form suitable for use by the read-only memory. This application is shown below.

For electrical, environmental and mechanical details, refer to the MM4230/MM5230 or the MM4231/MM5231 data sheets.

### typical application



#### connection diagram



## code conversion table

#### Hollerith to ASCII

· 1.																	
	12	11			12	12 11	11	12 11	12	11		: '	12	12 11	11	12 11	
			0		0		ò	0		''	0		0		0	0	
	&	-	φ	SP	.{	1.	}	11/10	10/8	11/1	11/9		12/3	12/10	13/1	.13/8	8-1
1	Α	J	/	1	а	j	~	13/9	SOH	DC1	8/1	9/1	10/0	10/9	9/15	.11/11	9 -1
. 2	В	κ	s	2	b	k	s	13/10	STX	DC2	8/2	SYN	10/1	10/10	11/2	11/12	9 -2
3	С	L	Т	3	c	ı	t	13/11	ĘΤΧ	DC3	8/3	9/3	10/2	10/11	11/3	11/13	9 -3
4	D	М	Ū	4	d	m	u	13/12	9/12	9/13	8/4	9/4	10/3	10/12	11/4	11/14	9 -4
5	Ε	N	٧	5	е	n	v	13/13	нт	8/5	LF.	9/5	10/4	10/13	11/5	11/15	9 -5
6	F	0	W	6	f	0	w	13/14	8/6	BS	ETB	9/6	10/5	10/14	11/6	12/0	9 -6
7	G	P	х	7.	g	р	x	13/15	DEL	8/7	ESC	EOT	10/6	10/15	.11/7	12/1	9 -7
8	Н	Q	Υ	8	h	q	У	14/0	9/7	CAN	8/8	9/8	10/7	11/0	11/8	12/2	9 -8
9	-	R	Z	9	i :	,r	Z	14/1	8/13	EM	8/9	9/9	NUL	DLE	8/0	.9/0	9-8-1
8-2	[	1	/	:	12/4	12/11	13/2	14/2	8/14	9/2	8/10	9/10	14/8	14/14	15/4	15/10	9-8-2
8-3		\$	,	#	12/5	12/12	13/3	14/3	VT	8/15	8/11	9/11	14/9	14/15	15/5	15/11	9-8-3
8-4	<	*	%	0	12/6	12/13	13/4	14/4	FF	FS	8/12	DC4	14/10	15/0	15/6	15/12	9-8-4
8-5	(	) .	-	,	12/7	12/14	13/5	14/5	CR	GS	ENQ	NAK	14/11	15/1	15/7	15/13	9-8-5
8-6	+	;	>	= -	12/8	12/15	13/6	14/6	SO	RS	ACK	9/14	14/12	15/2	15/8	15/14	9-8-6
8-7	! ①	^ ②	?	"	12/9	13/0	13/7	14/7	SI	US	BEL	SUB	14/13	15/3	15/9	15/15	9-8-7

① may be "|"

Note: The entries of Form A/B refer to the unassigned locations in the right hand side of the ASII table (bit  $E_8 = 1$ ) designated for specialist use. (See National Bureau of Standards Technical Note No. 478.

Note: For the full ASCII-8 Code Table, see MM4230QY/MM5230QY data sheet.

② may be """



# MM4230KP/MM5230KP ASCII-7 to selectric code converter

#### general description

The MM4230KP/MM5230KP MOS read-only memory has been programmed to perform the conversion between the American Standard Code for Information Interchange in seven bits (ASCII) and the Selectric correspondence bail code transmitted and received by the IBM Series 7 input/output printers.


#### application hints

The ASCII field and Selectric bail code field as defined do not map exactly: for instance "space" is handled as a normal 7-bit code in ASCII, but is handled as a unique switch and solenoid pair in the Selectric printer. And even among the graphic characters, ± and ¢ exist only for Selectric, and >


and < only for ASCII. The former problem is handled in the MM4230KP/MM5230KP by exploiting the inherent redundancy of the bail code (see Table 2). The latter inconsistency is resolved by making arbitrary equivalences between the unique characters. The two tables show the treatment of both the characters which have equivalents in both codes, and those characters, and the functions, which do not. Encoding and decoding the Selectric functions that the user requires is a matter of conventional Boolean logic. A typical example is shown below.

For electrical, environmental and mechanical details, refer to the MM4230/MM5230 data sheet.






#### Encoding 'Space' by Gating In on Input



Order Number MM4230KP/J or MM5230KP/J See Package 11

Decoding 'Space' on Output



Order Number MM5230KP/N See Package 18

# code conversion tables

Table 1. ASCII-7 to Selectric

					<del>,</del>		·····			<del>,</del>		<b>,</b>
5					0 0	0 0 1	0 1 0	0 1 1	1 0 0	1 0 1	1 <sub>10</sub>	1 1
b₄. ∤	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	Column Row 1		1	2	.3	4	5	6	7
0	0	0	0	0	NUL 02	DLE 0A	SP 62	0	@	Р	25	р
0	0	0	1	1	SOH 12	DCI IA	. ! .	1	А	Q	a	q
0	0	1	0	2	STX 22	DC2 2A	,,	2	В	R	b	r
0	0	1	1	3	ETX 32	DC3 3A	#	3	С	S	С	S
0	1	0	0	4	EOT 03	DC4 OB	\$	4	Ď	Т	d	t
0	1	0	1	5	ENQ 13	NAK 1B	%	5	Е	U	e	u
0	1	1	0	6	ACK 23	SYN 2B	&	6	F	٧	f	v
0	1	1	1	7	BEL 33	ETB 3B	25	7	G	W	g	w
1	0	0	0	8	BS 42	CAN 4A	(	8	H	х	h	×
1	0	0	1	9	HT 52	EM 5A	, )	9	ı	Υ	i	٧ .
1	,0	1 .	0	А	LF 53	SUB 6A	*		J	Z	j	z
1	0	1	1	В	VT 72	ESC 7A	+	;	κ	[ 7F	k	7F
1	1	0	0	С	FF 72	FS 4B	,	< 40	L	\ 60	1	; 48
-1	1	0	1	D	CR 53	GS 5B	-		М	] <sup>-</sup> 77	m	77
1	1	1	0	E	SO 63	RS 6B		> 50	N	^ 70	n	~ 58
1	1	1	1	F	SI 73	US 7B	/	?	0	_	0,	DEL 00
	0 0 0 0 0 0 0 0 1 1 1 1	b4     b3       0     0       0     0       0     0       0     0       0     1       0     1       0     1       1     0       1     0       1     0       1     1       1     1       1     1       1     1       1     1       1     1	b4     b3     b2       0     0     0       0     0     0       0     0     1       0     0     1       0     1     0       0     1     0       0     1     1       0     1     1       1     0     0       1     0     1       1     0     1       1     1     0       1     1     0       1     1     0       1     1     1	b4         b3         b2         b1           0         0         0         0           0         0         0         1           0         0         1         0           0         0         1         1           0         1         0         0           0         1         0         0           0         1         1         0           0         1         1         1           1         0         0         0           1         0         1         0           1         0         1         1           1         0         1         1           1         0         1         1           1         0         1         1           1         1         0         0           1         1         0         0           1         1         0         0	b4         b3         b2         b1         Row t           0         0         0         0         0           0         0         0         0         0           0         0         0         1         1           0         0         1         0         2           0         0         1         1         3           0         1         0         0         4           0         1         0         0         4           0         1         1         0         6           0         1         1         1         7           1         0         0         0         8           1         0         0         0         8           1         0         0         1         9           1         0         1         0         A           1         0         1         1         B           1         0         1         0         C           1         1         0         1         0           1         1         0         1         0	b4         b3         b2         b1         Row I         0           0         0         0         0         0         0           0         0         0         0         0         0           0         0         0         0         0         0           0         0         0         1         1         1           0         0         1         1         3         ETX 32           0         1         0         0         4         EOT 03           0         1         0         0         4         EOT 03           0         1         0         1         5         ENO 03           0         1         1         0         6         ACK 23           0         1         1         1         7         BEL 33           1         0         0         0         8         BS 42           1         0         0         0         8         HT 52           1         0         1         0         A         LF 53           1         0         1         0         A         FF 72     <	5         O         0         1           b4         b3         b2         b1         Row         0         1           0         0         0         0         NUL 02         DLE 0A           0         0         0         0         NUL 12         DCI 1A           0         0         1         1         SOH 12         DCI 1A           0         0         1         1         SOH 12         DCI 1A           0         1         0         2         STX 22         DC2 2A           0         1         1         3         ETX 03         DC3 08           0         1         0         4         EOT 03         DC3 08           0         1         0         4         EOT 03         NAK 1B           0         1         1         7         BEL 33         ETB 33         3B           1         0         0         8         BS 42         CAN 4A           1         0         0         8         BS 42         CAN 4A           1         0         1         9         HT 52         SUB 7A           1         0 <th< th=""><th>b4         b3         b2         b1         Row t         Column Row t         0         1         2           0         0         0         0         0         0         DLE OA 62           0         0         0         0         0         DCI IA         !           0         0         1         0         2         STX 22 22 2A         "           0         0         1         1         3         ETX 32 DC3 3A         =           0         1         0         0         4         EOT 03 DC4 0B         S           0         1         0         1         5         ENO 0 DC4 0B         S           0         1         0         1         5         ENO 13 DC4 0B         S           0         1         1         0         6         ACK 23 SYN NAK 1B         %           0         1         1         0         6         ACK 23 SYN NAK 2B         &amp;           1         0         1         1         7         BEL 33 BC 25         ACK 23 SYN AA (C           1         0         0         0         0         0         0         0         0</th><th>h4         h3         b2         h1         Row h         0         1         2         3           0</th><th>b4         b3         b7         b1         Row t         O         1         2         3         4           0         0         0         0         0         0         DLE OA SP OA SE2         0         @           0         0         0         1         1         SOH DCI IA II         I         1         A           0         0         1         0         2         STX DC2 A III         I         2         B           0         0         1         1         3         ETX STX DC3 A III         I         2         B           0         1         0         0         4         EOT DC4 OB SA III         S         4         D           0         1         0         0         4         EOT DC3 DC3 A III         S         4         D           0         1         0         0         4         EOT DC3 DC3 A III         S         4         D           0         1         0         1         5         ENO DC3 DC3 A III         S         4         D           0         1         0         6         ACK DC3 DC3 DC3 A III         8         6         F     <th>b4</th><th>b4 + 1</th></th></th<>	b4         b3         b2         b1         Row t         Column Row t         0         1         2           0         0         0         0         0         0         DLE OA 62           0         0         0         0         0         DCI IA         !           0         0         1         0         2         STX 22 22 2A         "           0         0         1         1         3         ETX 32 DC3 3A         =           0         1         0         0         4         EOT 03 DC4 0B         S           0         1         0         1         5         ENO 0 DC4 0B         S           0         1         0         1         5         ENO 13 DC4 0B         S           0         1         1         0         6         ACK 23 SYN NAK 1B         %           0         1         1         0         6         ACK 23 SYN NAK 2B         &           1         0         1         1         7         BEL 33 BC 25         ACK 23 SYN AA (C           1         0         0         0         0         0         0         0         0	h4         h3         b2         h1         Row h         0         1         2         3           0	b4         b3         b7         b1         Row t         O         1         2         3         4           0         0         0         0         0         0         DLE OA SP OA SE2         0         @           0         0         0         1         1         SOH DCI IA II         I         1         A           0         0         1         0         2         STX DC2 A III         I         2         B           0         0         1         1         3         ETX STX DC3 A III         I         2         B           0         1         0         0         4         EOT DC4 OB SA III         S         4         D           0         1         0         0         4         EOT DC3 DC3 A III         S         4         D           0         1         0         0         4         EOT DC3 DC3 A III         S         4         D           0         1         0         1         5         ENO DC3 DC3 A III         S         4         D           0         1         0         6         ACK DC3 DC3 DC3 A III         8         6         F <th>b4</th> <th>b4 + 1</th>	b4	b4 + 1

# code conversion tables (con't)

Table 2. Selectric to ASCII-7

В	5 —	,			0	0	0 1	0 1	1 0	1 :	1	1
	•	Τ,	2		o ·	1	0	1	0	1	o	1
s	R <sub>2A</sub>	R <sub>2</sub>	R₁ ↓	Row	0	1	2	3	4	5	6	7
0	0	0	0	0	- 2/D	b	w .	9	310	3 JE	5/¢/	^/5/Ę/
0	0	0	1	. 1	у	h	s	0 3/0	1	1 6/C	6/F	4
0	0	1	0	2	140L 1940	SOH	\$TX/ 9/2/	€πx/ 0/3/	BS 018	TAB/ 01/9	8P/2/0/	MD MA
0	0	1	1	3	€0π C/4	ENIO / 8/5	ACK 018	BELL 0/7		ER/01D	SØ Ø/E	81 0/F
0	1	0	0	4	Q	k	i	6	2/C	c	а	8
0	1	0	1	5	Р	е	2/7	5	3/B	d	r	7
0	1	1	0	6	= 3/D	'n	2/E	2	f	u	v	3
0	1	1	1	7	J	t	½! 2/1	z	g	×	m	1
1	0	0	0	8		В	W	(	/////nyc/	]/1/E/		
1	0	0	1	9	Y	н	S	)	?	L	o 4/F	\$
1	0	1	0	А	DIÆ 1/0	DCY MY	DC2 1/12	DC3 1/3	CAN 1/8	EM/1/9/	SUB 11A	€8C/1/B
1	0	1	1	В	DCA 114	NAK 1/5	SYN 1/6	ETB/1/1	FS 110	GS ////////////////////////////////////	RS 1/E	U8 1/1F
1	1	0	0	С	Q	К	1 4/9	¢ 6/3	2/C	С	A	*
1	1	0	1	D	Р	Е	ri	%		D	R	&
1	1	1	0	E	+	N	2/E	@	F	U	V	#
1	1	1	1	F	J	т	¼° F/F	Z	G	x	М	±[ 5/B

Entries Thus are Redundant Ball Codes

ASCII shown thus: Column No./Row No.



## MM4231/MM5231 2048-bit read only memory

#### general description

The MM4231/MM5231 is a 2048-bit static read only memory. It is a P-channel enhancement mode monolithic MOS integrated circuit utilizing low threshold voltage technology. The device is a nonvolatile memory organized as a 256-8 bit words or 512-4 bit words. Programming of the memory contents is accomplished by changing one mask during the device fabrication.

#### features

- Bipolar compatibility
- +5V, -12V operation
- High speed operation
- 640 ns tvp.

Static operation

No clocks required

Common data busing


Output wire AND capability

Chip enable output control

#### applications

- Code conversion
- Random logic synthesis
- Table look-up
- Character generator
- Microprogramming


## block and connection diagrams



† The outputs are open when Disabled.

\* The output is enabled by applying a Logic "1" to the Chip Enable line

#### Dual-In-Line Package



Order Number MM4231J or MM5231J See Package 11 Order Number MM5231N

See Package 18

Note: For programming information see AN-100.

## absolute maximum ratings

#### electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels				1.1	
MOS to TTL					
Logical "1"	6.8 k $\Omega$ ±5% to $V_{DD}$ Plus One			+0.4	V
Logical "0"	Standard Series 54/74 Gate	2.4			V
Output Current Capability					
Logical "0"	V <sub>OUT</sub> = 2.4V	2.5			mA
Input Voltage Levels		100		1	
Logical "1"				V <sub>SS</sub> - 4.2	V
Logical "0"		V <sub>SS</sub> - 2.0		"	V
Power Supply Current	$T_{\Delta} = 25^{\circ}C$				
IDD	V <sub>SS</sub> = +5V		15	30	mA
I <sub>GG</sub> (Note 1)	V <sub>GG</sub> = V <sub>DD</sub> = -12V			1	μΑ
Input Leakage	V <sub>IN</sub> = -12V			1	μΑ
Input Capacitance	f = 1.0 MHz, V <sub>IN</sub> = 0V		5	N N	pF
V <sub>GG</sub> Capacitance	f = 1.0 MHz, V <sub>IN</sub> = 0V		15		pF
Address Time (Note 2)	See Timing Diagram				
TACCESS	$T_A = 25^{\circ}C \ V_{SS} = +5.0V$		640	950	ns
	$V_{GG} = V_{DD} = -12.0V$				
Output AND Connections	6.8 k $\Omega$ ±5% to V <sub>DD</sub> Plus One			8	
(Note 3)	Standard Series 54/74 Gate			1	

Note 1: These specifications apply for V<sub>SS</sub> = +5V  $\pm$ 5%, V<sub>GG</sub> = V<sub>DD</sub> = -12V,  $\pm$ 5%, and T<sub>A</sub> = -55°C to +125°C (MM4231), T<sub>A</sub> = -25°C to +70°C (MM5231) unless otherwise specified.

Note 2: The V<sub>GG</sub> supply may be clocked to reduce device power without affecting access time.

Note 3: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. (See Timing Diagram.) See curves for guaranteed limit over temperature.

Note 4: The address time in the TTL load configuration follows the equation:


 $T_{ACCESS}$  = The specified limit + (N - 1) (50) ns.

Where N = Number of AND connections.


Note 5: Capacitances are measured on a lot sample basis only.

### performance characteristics


Guaranteed Access Time (T<sub>A</sub>) vs Power Supply Voltage




Typical Access Time (T<sub>A</sub>) vs Power Supply Voltage




Power Supply Current vs Power Supply Voltage




Power Supply Current vs




### timing diagram/address time





### typical application

256 x 8 Bit ROM Showing TTL Interface



### **Operating Modes**

256 x 8 ROM connection (shown)

Mode Control - Logic "0"

Ag - Logic "1"

512 x 4 ROM connection

512 x 4 ROM connection

Mode Control — Logic "1"

Ag — Logic "0" Enables the odd

(B1, B3 ... B9) outputs

— Logic "1" Enables the even

(B2, B4 ... B8) outputs.

The outputs are "Enabled" when a logic "1" is applied to the Chip Enable line.

Logic levels are negative true MOS logic.

Mode Control should be "hard wired" to  $V_{\mbox{\scriptsize DD}}$ 

(Logical "1") or VSS (Logical "0").

The logic levels are in negative voltage logic notation.



### MM4231RP/MM5231RP EBCDIC to ASCII-7 code converter

### general description

The MM4231RP/MM5231RP is a 2048-bit readonly memory that has been programmed to convert from EBCDIC, an extended binary coded decimal interchange code used in the IBM1130 computer, to ASCII-7, the American Standard Code for Information Interchange in seven bits.


This conversion differs from the ANSI x 3.26

conversion of the MM4230QX/MM5230QX in that it follows certain earlier IBM 1130 character assignments. Also certain EBCDIC control codes are arbitrarily preserved and translated (see translation chart on truth table).

For electrical, environmental and mechanical details, refer to the MM4231/MM5231 data sheet.

### typical application

### **EBCDIC TO ASCII-7**



Order Number MM4231RP/J or MM5231RP/J See Package 11 Order Number MM5231RP/N See Package 18

# code conversion tables

	FUNC	TION								CC	DE							
	INPUT	OUTPUT				INF	UT				l .			OUTP	UT			
ROM ADDRESS	EBCDIC SYMBOL	ASCII SYMBOL	MSB							LSB	CC/G	MSB						LSB
			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	NULL	NUL SOH	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1
2	STX	STX	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
3	ETX	ETX	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1
4	PF		0	0	0	0	0	1	0	0	<del>                                     </del>	<u> </u>			-			
5	HT	нт	1 —	· 	`	<u> </u>	`	' 			0	0	0	0	- 1	0	0	. 1
6	LC .		1 .			,												
. 7	DEL	DEL	]								0	1	1	1	1	1	1	1
8							ı									1		
9		1	1									1			1			
10	SMM		4				l .				0	-		0		-	1	1
11	VT	VT FF	4 .				1				0	0	0	0	1	0	0	0
12	FF CR	CR	1	- 1							0.	0	0	0	1	1	0	1
14	SO	SO	┫								0	0	0	0	1	1	1	0
15	S1 .	S1	1				1				0	0	0	0	1	1	1	1
16	DLE	DLE	1				1				0	0	0	1	0	0	o	0
17	DC1	DC1	1								0	0	0	1	0	0	0	1
18	DC2	DC2	1				1				0	0	0	1	0	0	1	0
.19	DC3	DC3	]				•				0	0	0	1	0	0	1	1
20	RES		]				1				1	1	1	0	0	0	0	0
21	NL	١	]								1	1	0	1	1	1	0	0
22	BS	BS	1								0	0	0	0	1	0	0	0
23	IDL		4				1					ļ	<u> </u>	<u> </u>	<u></u>	-	لبا	
24	CAN	CAN	1				•				0	0	0	1	1	0	0	0
25	EM	EM	4				1				0	0	0	1	1	0	0	1
26	cc	į.	ŀ								l	ŀ		1	ļ			
27 28	CUI FLS	FS	1								0	0	0	1	1	1	0	0
28	GS	GS	1				1				0	0	0	1	1	1	0	1
30	RDS	RS	1				1				0	0	0	1	1	1	1	0
31	US	US	1				1				0	0	0	1	1	1	1	1
32	DS	<del> </del>	1									<del>                                     </del>	<u> </u>	<u> </u>				
33	sos	1									l	l		-	1 .			
34	FS	]	1			SEQU	NG BIN	IAHY				1	l		ĺ			
35		1.	1			SEQU	ENCE					<u> </u>						
36	BYP		1								0	0	0	0	0	0	0	0
37	LF	LF	1								0	0	0	0	1	0	1	0
38	EOB	ETB.	1								0	0	0	1	0	1	1	1
39	PRE	ESC	4				1				0	0	0	1	1.	0	1	1
40		1	1				ı					l		1	ı			
41	SM	1	١.				ı				}				1			
43	CU2	1	1								1	1		1	j			
44	- 552	1	l								ļ			1	ļ	1		
45	ENQ	ENQ	1				1				0	0	0	0	0	1	0	1
46	ACK	ACK	1				ı				0	0	0	0	0	1	1	0
47	BEL	BEL	1				ı				0	0	0	0	0	1	1	1
48			1										_	T				
49			j								<u></u>			L .		L	L l	
50	SYN	SYN	]								0	0	0	1	0	1	1	0
51		1	1				i					1						
52 .	PN		1				ı					<u> </u>						
53	RS	DC4	1								0	0	0	1	0	1	0	0
54	UC	L	4				•				<u></u>	ــِــا	-	<u> </u>		<u> </u>	ا با	
55	EOT	EOT	4				1				0	0	0	0	0	1	0	. 0
56 57			1				ŀ				1 .	1						
57 58	l '		1												ļ			
58 59	CU3	1	1				1				l		1					
60	DCA	1	100									1	l	l				
61	NAK	NAK	1								0	0	0	1	0	1	0	1
62		T	1				ł				<u> </u>	t -	<u> </u>	<u> </u>	<u> </u>	<u> </u>	-	·
. 63	SUB	SUB	1 —				<u> </u>			_	0	0	0	1	1	0	1	0
, 63				A7	A6	A <sub>5</sub>	A4	A3	A <sub>2</sub>	A <sub>1</sub>	B8	B <sub>7</sub>	86	85	B4	83	B <sub>2</sub>	81

# code conversion tables(con't)

	FUNC	TION	l	CC	DDE							
	INPUT	OUTPUT	INPUT					OUT	PUT			
ROM	EBCDIC	ASCII										
ADDRESS	SYMBOL	SYMBOL	MSB	LSB	CC/G	MSB				. *		LS
		SP			1	0	1	0	0	0	0	0
64	SP	SP						U		-	U	-
65 66		1			1	1	l					
		1				ł	1				ŀ	
67		1				1	l		1			l
68			· ·		1	l				1		l
69 70		1 .					1					
			. 42			1.	ļ	1		1.0		
71 72	Į.	1	i .		١.			ĺ				
	ł	Į.	l i		1	ľ	i	}				
73		~	{ · · · ·		1	1	1	1	1	1	1	0
74	e .				1	0	1	0	1	1	1	0
75			1					1	1	1	0	0
76	<	<u> </u>	1		1	0	1					
77	(	(	<del>{</del> 1		1	0	1	0	1	0	0	0
78	+	+			1	0	1	0	1	0	1	
79		<del>                                     </del>	1		1	1	1	1	1	1	0	0
80	- 8 <sub>4</sub>	&			1	0	1	0	0	1	1	0
81		1				1	1	Ì		ĺ		
82	1	[			l	li .			i .			1
83		1			1	1					•	
84	l	1	Į vieta ir ir ir ir ir ir ir ir ir ir ir ir ir			l .		ì	1			
85		1			1:	l	1	l	l			1
86		1					1	1		1		
87	l					1	1		[			
88			1		l	1	l			1		
89												
90	1	1	'		1	0	1	0	0	. 0	0	1
91	\$	\$			1	0	1	0	0	1	0	0
92	•	•			1.	0	1	0	1	0	1	0
93	)	. )			1	0	1	0	1.	0	0	1
94		;	CONTINUING BINARY		1	0	1	1	1	0	1	1
95	7	^	SEQUENCE		1	1	0	- 1	1	1	1	0
96	-	-			1	0	1	. 0	1	1	0	1
97	/	/	1		1	0	1	0	1	1	1	1
98			1									
99	1				l	1	l	1	ŀ	l		
100		i .	l .		1	1		1		l		1
101	l		1		ĺ	1			l			
102					l	1						
103		l		- (		ı	1			1		
104	1		•		1					l		
105	1	1			l	l '	1			1		Ι.
106	1	i			1	l						1
107	,	,	1		1	0	1	0	1	1	0	0
108	%	%	1 1		1	0	1	0	0	1 .	0	1
109			1		1	1 :	0	. 1	1	1	1	1
110	> -	>	1		1	0	1	1	1	1	1	0
111	?	?	1		1	0	1	1	1	1	1	1
112			1									
113	1	l	1		1	1	1	1				
114	ł .	l .										
115	1		1			1		1	l			1
116	1	l	l. r		1	1						1
117			1		1	1.	1					1
118	1	1			1	i	[	l				
119	1				1		i					l
120	1	l				1	1	1	1			1
121	1	1				1	1					1
122		<del></del>			1	0	1	1	1	0	1	. 0
123	#	#			1	0	1	0	0	0	1	1
123	@	@			1	1	0	0	0	0	0	0
124	, (a)	,			1	0	1	0	0	1	1	1
126		-	1		1	0	1	1		1	0	1
	=	=	1	_	1			0	1	0	1	0
. 127	<b></b>	<del>                                     </del>	A8   A7   A6   A5   A4   A3   A2	1 6		0	1 B <sub>6</sub>		0 B <sub>4</sub>	B <sub>3</sub>		B <sub>1</sub>
1.			A8 A7 A6 A5 A4 A3 A2	1 A1	В8	B <sub>7</sub>	1 B6	B <sub>5</sub>	1 84	เผง	B <sub>2</sub>	1 51

# code conversion tables(con't)

	FUNC	TION			CC	DDE							
	INPUT	OUTPUT	INPUT						OU TP	UT			
ROM ADDRESS	EBCDIC SYMBOL	ASCII SYMBOL	MSB		SB	CC/G	MSB						LSE
	STWIBUL	STIVIBUL	, MISD		. JD	CC/G	WISB						LSE
128					_	1	1	<u> </u>		_	_	_	<del></del>
129	a b	a b	1				1	1	0	0	0	1	0
131	c	c				$\vdash$	1	1	0	0	0	1	1
132	d	d	} [						0	0	1	0	- ;
133	e	8	l ' '			1	1	1	0	0	1	0	1
134	f	i i	1			<del>                                     </del>	1	1	0	0	1	1	0
135			1			<del>                                     </del>	1	1	0	0	1	1	1
136	g h	g h				1	1	1	0	1	0	0	0
137	i	<del>                                     </del>	1 1			<del>                                     </del>	1	1	0	1	0	0	1
138	<u> </u>	<del>                                     </del>	1			<u> </u>	H	<del> '-</del>	-		٠	-	<del></del>
139		1 .	1			1	1	1	1	1	0	1	1
140		1				<del></del>	<u> </u>	<del></del> -			-		<u></u> -
141	1	1	i '					)		'			
142	•		i 1										
143	i		1 .										
144	1					1							
145	i	i	1			1	1	1	0	1 -	0	1	-
146	k	k	1			1	1	1	0	1	0	1	1
147	<del>                                     </del>	<del>l î -</del>	ł ,			1	1	1	0	1	1	0	0
148	·m		1			1	<del>                                     </del>	1	0	1	1	0	1
148	n	n	1			1	1	1	0	1	1	1	-
150	0	0	1			<u> </u>	1	1	0	1	1	1	1
151	P	P	1			<del>-</del>	1	1	1	0	0	Ö	-
152		q	· '			1	1	1	1	0	0	0	1
	q r	<del>'</del> -	1 '			1	1	1	1	0	0	1	- 0
153	<del>                                     </del>	<del> </del>	1			<u> </u>	⊢	<u> </u>		-	-	<u> </u>	<u> </u>
154	<del>  ,     ,                               </del>	<del>                                     </del>	1			1	1	1	1	1	1	.0	- 1
155	1	<del>                                     </del>	1			<u> </u>	<u> </u>	<del>- '-</del>	<u> </u>		<u> </u>	.0	
157	1		1										
158	1	l	CONTINUING	BINARY		1	1						
159	ł	ı	SEQUEN			l	1						
160		i						1					
161	1	ı	i 1:			ŀ		1			Ι.		
162	s	s	1			1	1	1	1	0	0	1	1
163	1	<u> </u>	1 :			1	1	1	1	0	1	0	0
164	u	i i	1 1			1	1	1	1	0	1	0	1
	- <del></del>	v	{			<u> </u>	1		1	0	1	1	-
165 166	l w	w	1 .			1	1	1	1	0	1	1	1
167	×	×	1 1			1	1	1	1	1	0	0	0
168	Ŷ	Ŷ	1			1	1	1	1.	1	0	0	1
169	z	Z.	<del>1</del> 1			<del>⊢;</del> −	1	1	1	1	0	1	-
170			<del>1</del> 1			<u> </u>	1		<u> </u>		-		<del>-</del>
171	1.	i	·			l		ł					
172	1	1	1			1					1		
173		<del>                                     </del>	1			1	1	0	1	1	0	1	1
174	<del>  '</del>	<del>                                     </del>	1			<del>                                     </del>	<del> </del>	<u> </u>	<u> </u>	·-	_ <u> </u>	<u> </u>	<del></del>
175	1	1	1 i				l.				1		
176	1	]	1					1.				- 1	
177	1	t	1			1							
178	1	1					1						
179	1	į.	'			1							
180	i		1			l							
181	1	1	1			I	1	1					
182	1	ł	1			1	1	1					
183	1	i	1			1 .		1					
184	1 .	l .	1				1		1				
185	1	1	1			1	ı		1				
186	1 .	1	]			1							
187	1	1	!										
188	1	1	1			1							
189	<del>                                     </del>	1 1	1 1			1	1	1.0	1	1	1	0	1
190	<del>  '</del>	<del>  '                                   </del>	· ·			<del></del>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	-	
191	<del>l</del>	1			$\overline{}$								
101	4	1	A8   A7   A6   A5   A	1 1 1	Α1	h	B <sub>7</sub>	В6	85	В4	В3	B <sub>2</sub>	В
	1					B8							

# code conversion tables(con't)

	FUNC	CTION							C	ODE							
	INPUT	OUTPUT			INI	PUT							OL	TPUT			
ROM	EBCDIC	ASCII									T				-		
ADDRESS	SYMBOL	SYMBOL	MSB						LSB	CC/G	MS	В					LSB
192	+ ZERO																L
193	A	Α	l							1	1	0	0	0	0	0	1
194	С	С				ı				1	1	0	0	0	0	1	0
196	D	D								1	+	0	0	0	1	0	0
197	E	E								1	1	0	0	0	1	0	1
198	F	F				l		4.0		1	-1	0	0	0	1	. 1	0
199	G	G				1				1	1	0	0	0	1	1	1
200	Н	н				1				1	1.	0	0	1	0	0	0
201	1					l				1	1	0	0	1	0	0	
202						ı					1		1				
204										(	(		1	1	(		į
205																	
206										1	1	ĺ	1		ŀ		ĺ
207						ı				İ	· .				l		
208	-ZERO					1				<u> </u>	<b>!</b>	-	-		-	-	-
209 210	J K	J				l				1	1	0	0	1	0	1	0
210	L	L					,	*		+	1	0	0	1	1	0	0
212	M	M								1	1	0	0	1	1	0	1
213	N	N								1	1	0	0	1	1	1	. 0
214	0	0								1	1	0	0	1	1	1	-1
215	Р	Р				l				1	1	0	1	0	0	0	0
216	a	a				ı			i	1	1	0	1	0	0	0	1
217 218	R	R								1	1	0	1	0	0	. 1	0
219																	
220			100			ļ				1							
221	,					i							1				
222				CON	TINUII		IARY										
223					SEQU	ENCE				•	ļ						
224						l				ł	١.						
225		S								1	1	0	1	0	0	- 1	1
226 227	S T	T								1	1	0	1	0	1	0	0
228	U	Ü				Ì				1	1	0	1	0	1	0	1
229	V	V				l				1	1	0	1	. 0	1	1	0
230	w	w				1				. 1	. 1	0	1	0	1	1	1
231	×	X								1	1 .	0	1	1	0	0	0
232	Y	Y Z								1	1	0	1	1	0	0	1
233 234										<u> </u>	<u> </u>		<del>  '</del> -	<u>'</u>	-		
235																	
236						1											
237						l											
238						l				ł							
239						l				<b>-</b>	-	1	1	0	0	0	0
240 241	0	0				1				1	0	1	1	0	0	0	1
241	2	2								+	0	1	1	0	0	1	0
243	3	3								1	0	1	1	0	0	1	1
244	4	4'				l				1	0	1	1	0	1	0	0
245	5	5				١				1	0	1	1	0	1	0	1
246	6	6				1				1	0	1	1	0	1	1	0
247	7	7				l				1	0	1	1	0	0	0	0
248	9	8 9								1	0	1	1	1	0	0	1
250	Ť		_			~			$\neg$		۳		<u> </u>	· ·	-	-	<u> </u>
251			1	1   1	1	1	0	1	1								
252			. 1	1 1	1	1	1	0	0								
253				1 1	1	1	1	0	1								
254				1 1	1	1	1	1	0							. }	
255				1 1	1	1	1	1 00	1	<sub>B-</sub>	D-	P-	P-	р.	P	P-	B <sub>1</sub>
			A8 /	17 A6	A <sub>5</sub>	A <sub>4</sub>	A3	A <sub>2</sub>	Α1	B8	В7	В6	B <sub>5</sub>	В4	В3	B <sub>2</sub>	P1

### MM4232/MM5232 4096-bit static read-only memory

### general description

The MM4232/MM5232 4096-bit static read-only memory is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology to achieve bipolar compatibility. TRI-STATE<sup>TM</sup> outputs provide wire ORed capability without loading common data lines or reducing system access times. The ROM is organized in a 512 word x 8-bit or 1024 word x 4-bit memory organization that is controlled by the mode control input. Programmable Chip Enables (CE<sub>1</sub> and CE<sub>2</sub>) provide logic control of up to 16K bits without external logic. A separate output supply lead is provided to reduce internal power dissipation in the output stages.

### features

Bipolar compatibility

No external components required

Standard supplies

+5V, -12V

■ Bus ORable output

TRI-STATE outputs

Static operation

No clocks required


Multiple ROM control

Two-programmable Chip Enable lines


### applications

- Character generator
- Random logic synthesis
- Microprogramming
- Table look-up

### logic and connection diagrams



### Dual-In-Line Package



Order Number MM4232J or MM5232J See Package 11 Order Number MM5232N See Package 18

Note: For programming information see AN-100.

### absolute maximum ratings

 $\begin{array}{c} V_{GG} \text{ Supply Voltage} & V_{SS} - 20V \\ V_{LL} \text{ Supply Voltage} & V_{SS} - 20V \\ \text{Input Voltage} & (V_{SS} - 20) \text{ V} < V_{IN} < (V_{SS} + .03)V \\ \text{Storage Temperature Range} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \text{Operating Temperature Range} & MM4232 & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ MM5232 & 0^{\circ}\text{C to} + 70^{\circ}\text{C} \\ \text{Lead Temperature (Soldering, 10 sec)} & 300^{\circ}\text{C} \\ \end{array}$ 

### electrical characteristics POSITIVE LOGIC

 $T_A$  within operating temperature range,  $V_{SS}$  = +5.0V ±5%,  $V_{GG}$  =  $V_{DD}$  = -12V ±5%, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels Logical "0", V <sub>OL</sub> Logical "1", V <sub>OH</sub>	I <sub>L</sub> = 1.6 mA Sink I <sub>L</sub> = 100 μA Source	2.4		.4	V V
Input Voltage Levels Logical "0", V <sub>IL</sub> Logical "1", V <sub>IH</sub>		V <sub>GG</sub> V <sub>SS</sub> - 2.0		V <sub>SS</sub> - 4.0 V <sub>SS</sub> + 0.3	V
Power Supply Current I <sub>SS</sub> (Note 4) I <sub>SS</sub> (Note 4)	V <sub>SS</sub> = 5, V <sub>GG</sub> = -12, V <sub>LL</sub> = -12, T <sub>A</sub> = 25°C V <sub>SS</sub> = 5, V <sub>GG</sub> = -12, V <sub>LL</sub> = -3, T <sub>A</sub> = 125°C		23 12	37 20	mA mA
Input Leakage	V <sub>IN</sub> = V <sub>SS</sub> - 10V		l	1	μΑ
Input Capacitance (Note 1)	f = 1.0 MHz, V <sub>IN</sub> = 0V		5	15	pF
Output Capacitance (Note 1)	f = 1.0 MHz, V <sub>IN</sub> = 0V		4	10	pF
Address Time (Note 2)  TACCESS	$T_A = 25^{\circ}C, V_{SS} = 5$ $V_{GG} = V_{LL} = -12V$	150		1000	ns
Output AND Connections (Note 3)		]		20	


Note 1: Capacitances are measured periodically only.


Note 2: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. (See Timing Diagram.)

Note 3: The address time follows the following equation:  $T_{ACCESS}$  = the specified limit +  $(N-1) \times 25$  ns where N = Number of AND connections.


Note 4: Outputs open.


### timing diagram/address time







### performance characteristics











### typical applications



512 x 8 ROM connection

A10 = VIL

Mode Control = VIH



Operating Modes

 $\begin{array}{lll} 1024 \times 4 \text{ ROM connection} \\ \text{Mode Control = V}_{IL} \\ \text{A }_{10} = \text{V}_{1L} \text{ enables the odd } (\text{B}_{1} \ldots \text{B}_{7}) \text{ outputs} \\ \text{V}_{1H} \text{ enables the even } (\text{B}_{2} \ldots \text{B}_{8}) \text{ outputs} \end{array}$ 

Note: Both chip enables may be programmed to provide any of four combinations. Example if  $CE_1 = 1$  and  $CE_2 = 1$  outputs (Positive Logic) would be enabled only when device pins 2 and 3 are Logic "1". The outputs will be in the third state when disabled.



### MM4232/MM5232 AEI, AEJ, AEK sine look up table

### general description

The MM4232/MM5232 AEI, AEJ and AEK are all P-channel enhancement mode MOS read-only memories, each storing 4096 bits. They are programmed to generate the sine function of any angle expressed as a binary fraction of a right-angle. They may be combined and arranged to provide a look-up table of varying resolution and accuracy, to

meet almost any system requirement for generation of the sine function.

### application information

Figures 1 through 4 show the four ways that these parts may be combined. The table shows the performance of all combinations.

### performance specifications

FIGURE	ROM NO. USED	RESOLUTION (= INPUT WORD LENGTH)	OUTPUT WORD LENGTH	ACCURACY	ADDER PACKAGES REQUIRED
1	AEI	9 bits	8 bits	+0 –1 bit in 8	0
2	AEI + AEJ	9 bits	16 bits	± 1/2 bit in 16	0
3	AEI + AEJ + AEK	12 bits	16 bits	± 3/4 bit in 14	. 4
4	AEI + AEJ + 2 AEK's	15 bits	16 bits	±1 bit in 14	6

# SINE LOOK-UP TABLE WITH HIGH RESOLUTION AND ACCURACY

### Theoretical Background

The table is based upon the equation:

$$sin (M + L) = sin M cos L + cos M sin L$$
 (1)

By splitting M and L each into two parts MM, ML, and LM, LL, and (assuming M >> L) the following equation is obtained.

$$\sin (M + L) \approx \sin (MM + ML)$$
 (2)

$$\approx \sin (MM + ML)$$

The following approximations have been used:

$$cos(LM + LL) \approx 1$$

$$sin (LM + LL) \approx sin (LM) + sin (LL)$$

$$cos (MM + ML) \approx cos (MM + 1/2 LSB of MM)$$

By taking MM = 6 bits, ML = 3 bits, LM = 3 bits, and LL = 3 bits, 15 bits resolution is obtained. The accuracy has been computed by comparing the values of Equation 2 with the ideal value of the

Order Number MM4232J or MM5232J See Package 11 sine of an angle  $\theta$  resolved into  $2^{15}$  increments in the range  $0 \le \theta < \pi/2$ .

This error, due to the mathematical approximation, is  $\pm 3.2 \times 10^{-6}$  maximum, corresponding to  $\pm 1$  bit in 15 bits. In addition to the mathematical error, an inevitable round-off error in the 16th bit is introduced. As there are 3 LSB outputs to be added (Figure 4), the maximum round-off error will be  $\pm 1\cdot 1/2$  bit in 16 bits or  $\pm 2.3 \times 10^{-5}$ . The theoretical maximum total error will then be  $\pm (3.2 + 2.3) \times 10^{-5} = \pm 5.5 \times 10^{-5}$ , which is slightly less than  $\pm 1$  bit in 14 bits.

A computer analysis shows that the actual errors in the table as implemented are as follows:

$$+4.4 \times 10^{-5}$$
 (at 61.872°)


$$-4.7 \times 10^{-5}$$
 (at 83.142°)


As the sine function is very linear in the LM-LL range, the third term of Equation 2 can be considered as being  $1/(2)^3$  of the second term without significant error. Therefore, the same pattern can be used for the two lower ROMs in Figure 4, and a total of three different masks are needed. In addition, six 4-bit adders are used.

Order Number MM5232N See Package 18

<sup>+</sup> cos (MM + 1/2 LSB of MM) sin LM


<sup>+</sup> cos (MM + 1/2 LSB of MM) sin LL





Note: Angles are expressed as binary fractions of a right-angle.

FIGURE 3.



Note: Angles are expressed as binary fractions of a right angle.

### MM4240/MM5240 2560-bit static character generator general description

The MM4240/MM5240 2560-bit static character generator is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology. Six character address and three row address input lines provide access to 64-8 x 5 characters. Customer-generated single or multiple package character fonts are easily programmed by completing a pattern selection form. A standard 7 x 5 raster scan font is available by ordering the MM4240AA/MM5240AA.

The MM4240/MM5240 may be used as a 512 x 5-bit read only memory for applications other than character generation.


### features

- Bipolar compatibility
- High speed operation—500 ns max
- ±12 volt power supplies
- Static operation—no clocks required
- Multiple ROM logic application—chip enable output control
- Standard fonts available—off-the-shelf delivery

### applications


- Character generation
- Random logic synthesis
- Micro-programming
- Ťable look-up

### connection diagram



Order Number MM4240J or MM5240J See Package 11 Order Number MM5240N See Package 18

### typical application



### absolute maximum ratings

### electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels	de de la companya de la companya de la companya de la companya de la companya de la companya de la companya de				
MOS to MOS					
Logical "1"	IM $\Omega$ to GND			V <sub>SS</sub> - 9.0	V .
Logical "0"		V <sub>SS</sub> - 1.0			V
MOS to TTL					
Logical "1"	$6.8~k\Omega$ to $V_{GG}$ Plus One			+0.4	V
Logical "0"	Standard Series 54/74 Gate	+2.5			V
Output Current Capability				·	,
Logical "0"	$V_{OUT} = V_{SS} - 6.0V$	2.5	,		mA
	1001 VSS 0.0 V	2.0			
Input Voltage Levels					
Logical "1"		V 20	, i	V <sub>SS</sub> - 8.0	V
Logical "0"		V <sub>SS</sub> - 2.0			v
Power Supply Current	$T_A = 25^{\circ}C$				
I <sub>DD</sub>	MOS Load		25	40	mA
I <sub>GG</sub> (Note 2)				1	μΑ
Input Leakage	$V_{IN} = V_{SS} - 12V$			1	μΑ
Input Capacitance (Note 5)	$f = 1.0 \text{ MHz}, V_{1N} = 0V$		5	8	pF
V <sub>GG</sub> Capacitance (Note 5)	f = 1.0 MHz, V <sub>IN</sub> = 0V		25	40	pF
Address Time (Note 3)	See Timing Diagram				
T <sub>ACCESS</sub>	$T_{\Delta} = 25^{\circ}C$	150	425	500	ns
		130	723	000	113
Output AND Connection	MOS Load			4	
(Note 4)	TTL Load			10	

Note 1: These specifications apply for  $V_{SS}$  = +12V  $\pm 5\%$ ,  $V_{GG}$  = -12V  $\pm 5\%$ , and  $T_A$  = -55°C to +125°C (MM4240)  $T_A$  = 0°C to +70°C (MM5240) unless otherwise specified.

Note 2: The V<sub>GG</sub> supply may be clocked to reduce device power without affecting access time.

**Note 3:** Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. (See Timing Diagram). See curves for guaranteed limit over temperature.

Note 4: The address time in the TTL load configuration follows the equation:


TACCESS = The specified limit + (N - 1) (50) ns

Where N = Number of AND connections.


The number of AND ties in the MOS load configuration can be increased at the expense of MOS "0" level.

Note 5: Guaranteed by design.


Guaranteed Access Time (TA) vs Supply Voltage +125°C 600 +70°C




Typical Access Time (TA) vs Supply Voltage




**Power Supply Current vs** Voltage




V<sub>DD</sub> Power Supply Current vs Temperature




### timing diagram/address time





### MM4240AA/MM5240AA character font






FIGURE 4

Note: Negative logic assumed.




### MM4240ABU/MM5240ABU hollerith character generator

### general description

The MM4240ABU/MM5240ABU is a 64 x 8 x 5 read-only memory programmed to display a 64character subset of the Hollerith 12-line code, normally used in punching 80 column cards. Compression from 12 lines to the six needed to make up a 64-character set may be accomplished as shown in the typical application.

For electrical, environmental and mechanical details, refer to the MM4240/MM5240 data sheet.

### typical application



Order Number MM4240ABU/J or MM5240ABU/J See Package 11 Order Number MM5240ABU/N See Package 18

# code table

## character font

(NC	HOI INP	UT (	COE	ÞΕ	D)	OCTAL SEQUENCE	GRAPHIC DISPLAY
			9	8 8 8 8 8 8 8	1 2 3 4 5 6 7 2 3 4 5 6 7	00 01 02 03 04 05 06 07 10 11 12 13 14 15 16 17	(space) 1 2 3 4 5 6 7 8 9
		0 0 0 0 0 0 0 0 0 0 0 0 0	9	8 8 8 8 8 8 8	1 2 3 4 5 6 7 2 3 4 5 6 7	21 22 23 24 25 26 27 28 30 31 32 33 34 35 36 37	0 / S T U V W X Y Z
	11 11 11 11 11 11 11 11 11 11 11 11		9	8 8 8 8 8 8	1 2 3 4 5 6 7 2 3 4 5 6 7	40 41 42 43 44 45 46 47 50 51 52 53 54 55 56	J K L M N O P Q R
12 12 12 12 12 12 12 12 12 12 12 12 12 1			9	8 8 8 8 8 8 8	1 2 3 4 5 6 7 2 3 4 5 6 7	60 61 62 63 64 65 66 67 70 71 72 73 74 75 76	A B C D E F G H I (period)

00	01	02	03	04	05	06	07
000 000	000 001	000 010	000 011	000 100	000 181	000 110	000 111
10	11	12	13	14	15	16	17
061 000	001 001	001 01D	001 011	001 100	001 101	001 110	001 111
20	21	22	23 010 011	24	25	26	27
010 000	010 001	010 010		010 100	010 101	010 110	810 111
30	31	32	33	34	35	36	37
011 000	011 001	011 010	011 011	011 100	011 101	011 118	011 111
40 100 000	41	42 100 810	43 100 011	44	45 100 101	46 100 110	47 100 111
50	51	52	53	54	55	56	57
101 000	101 001	101 010	101 011	101 100	101 101	101 110	101 111
60	61	62	63	64	65	66 110 110	67
110 000	110 001	110 810	110 011	110 100	110 101		110 111
70 111 000	71 111 001	**** *** *** *** *** *** *** *** *** *	73 111 011	74 111 100	75 111 101	76 111 110	77

MM4240ABU/MM5240ABU

### MM4240ABZ/MM5240ABZ EBCDIC-8 character generator

### general description

The MM4240ABZ/MM5240ABZ is a 64 x 8 x 5 read only memory that has been programmed to display the 64 character graphic subset of EBCDIC-8, an Extended Binary Coded Decimal Interchange Code with character assignments and locations conforming to the American Standard x 3.26–1970 (see MM5230QX data sheet for full EBCDIC-8 table).


Compression of the eight bits of EBCDIC-8 to the

six needed for a 64-character subset is accomplished by simply ignoring the two most significant EBCDIC bits, bit 0 and bit 1.

The octal character address digits are then formed as shown below.


For electrical, environmental and mechanical details, refer to the MM4240/MM5240 data sheet.

### character font



Order Number MM4240ABZ/J or MM5240ABZ/J See Package 11





Order Number MM5240ABZ/N See Package 18



### MM4240ACA/MM5240ACA EBCDIC character generator

### general description

The MM4240ACA/MM5240ACA is a 64 x 8 x 5 read only memory that has been programmed to display the 64 character graphic subset of EBCDIC, an Extended Binary Coded Decimal Interchange code typically used in IBM systems.


Compression of the eight bits of EBCDIC to the six needed for a 64-character subset is accom-

plished by simply ignoring the two most significant EBCDIC bits, bit zero and bit one.

The octal character address digits are then formed as shown below.


For electrical, environmental and mechanical details, refer to the MM4240/MM5240 data sheet.

### character font



Order Number MM4240ACA/J or MM5240ACA/J See Package 11





Order Number MM5240ACA/N See Package 18

### MM4241/MM5241 3072-bit static read-only memory

### general description

The MM4241/MM5241 3072-bit static read-only memory is a P-channel enhancement mode monolithic MOS integrated circuit utilizing a low threshold voltage technology to achieve bipolar compatibility. TRI-STATE TM outputs provide wire ORed capability without loading common data lines or reducing system access times. The ROM is organized in a 64 x 6 word by 8-bit memory organization. Programmable Chip Enables (CE<sub>1</sub> and CE<sub>2</sub>) provide logic control of multiple packages without external logic. A separate output supply lead is provided to reduce internal power dissipation in the output stages.

### features

Bipolar compatibility

No external components required

Standard supplies

+5V, -12V

Bus ORable output

TRI-STATE outputs

Static operation

No clocks required


Multiple ROM control

Two programmable Chip Enable lines


### applications

- Character generator
- Random logic synthesis
- Microprogramming
- Table look-up

### logic and connection diagrams



### Dual-In-Line Package



Order Number MM4241J or MM5241J See Package 11 Order Number MM5241N See Package 18

### typical applications




FIGURE 1. Power Saver for Small Memory Arrays



FIGURE 2. Power Saver for Large Memory Arrays



Note: Both chip enables may be programmed to provide any of four combinations. Example: If  $CE_1 = 1$  and  $CE_2 = 1$  outputs (Negative Logic) would be enabled only when device pins 2 and 3 are negative (Logic "1"). The outputs will be in the third state when disabled. L<sub>0</sub>, L<sub>1</sub> and L<sub>2</sub> (device pins 11, 13 and 14) are in positive logic (1 = most positive voltage levels =  $V_S - 2V$ ; 0 = most negative voltage level =  $V_{SS} - 4V$ ).

Note: For programming information see AN-100.

### absolute maximum ratings

 $\begin{array}{c} V_{SG} \text{ Supply Voltage} & V_{SS} - 20V \\ V_{LL} \text{ Supply Voltage} & V_{SS} - 20V \\ \text{Input Voltage} & (V_{SS} - 20) \text{ V} < V_{IN} < (V_{SS} + .03)V \\ \text{Storage Temperature Range} & -65^{\circ}\text{C to } +150^{\circ}\text{C} \\ \text{Operating Temperature Range} & MM4241 & -25^{\circ}\text{C to } +70^{\circ}\text{C} \end{array}$ 

Lead Temperature (Soldering, 10 sec)

### electrical characteristics NEGATIVE LOGIC (Note 5)

 $T_A$  within operating temperature range,  $V_{SS}$  = +5.0V ±5%,  $V_{GG}$  =  $V_{DD}$  = -12V ±5%, unless otherwise noted.

300°C

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Levels					
Logical "1"	I <sub>L</sub> = 1.6 mA sink	1		.4	V
Logical "0"	I <sub>L</sub> = 100 μA source	2.4			. V
Input Voltage Levels	·				
Logical "1"		j		V <sub>SS</sub> - 4.0	V
Logical "0"	· ·	V <sub>SS</sub> - 2.0			٧
Power Supply Current		İ .		Ì	
I <sub>SS</sub> (Note 4)	$V_{SS} = 5$ , $V_{GG} = -12$ , $V_{LL} = -12$ , $T_A = 25^{\circ}C$	1	23	37	mA
I <sub>SS</sub> (Note 4)	$V_{SS} = 5$ , $V_{GG} = -12$ , $V_{LL} = -3$ , $T_A = 125^{\circ}C$	1		20	mA
Input Leakage	V <sub>IN</sub> = V <sub>SS</sub> - 10V			1	μА
Input Capacitance (Note 1)	f = 1.0 MHz, V <sub>IN</sub> = 0V		5	15	pF
Output Capacitance (Note 1)	f = 1.0 MHz, V <sub>IN</sub> = 0V		4	10	pF
Address Time (Note 2)	$T_{\Delta} = 25^{\circ}C, V_{SS} = 5$	150	700	900	ns
TACCESS	V <sub>GG</sub> = V <sub>LL</sub> = -12V				
Output AND Connections (Note 3)		1		20	

Note 1: Address time is measured from the change of data on any input or Chip Enable line to the output of a TTL gate. (See Timing Diagram.) See curves for guaranteed limit over temperature.


Note 2: Capacitances are measured periodically only.


Note 3:. The address time follows the following equation:  $T_{ACCESS}$  = the specified limit + (N - 1) x 25 ns where N = Number of AND connections.


Note 4: Outputs open.

Note 5: All addresses and outputs are in negative true logic with the exception of L<sub>0</sub>, L<sub>1</sub>, and L<sub>2</sub> which are in positive logic.


### performance characteristics









5 0 25 50 75 Temperature (°C)



### timing diagram/address time







### MM4242/MM5242 1024 x 8-bit ROM

### general description

These static, 8192-bit ROMs are fabricated using N-Channel enhancement and depletion mode silicon gate technology. This provides complete DTL/TTL compatibility and single power supply operation.

Chip select inputs control the TRI-STATE® outputs and allow for memory expansion. The chip select code is programmed at the same time as the memory matrix and a code of 1:16 for the MM4242/MM5242 must be selected.

### applications

- Microprogramming
- Control logic
- Random logic synthesis
- Table lookup


### features

- Fully decoded
- Single +5V supply
- All inputs and outputs directly DTL/TTL compatible
- Static operation
- TRI-STATE outputs for bus interface
- Programmable chip selection
- Maximum access time 450 ns
- Pin compatible with National's 4k and 16k ROMs

	Military	Commercial	Organization	Package
MM4242	X		1024 × 8	J
MM5242		×	1024 x 8	N, J

### connection and block diagrams

logic symbol



absolute maximum rating	s					
(Note 1)				MIN	MAX	UNITS
Voltage At Any Pin	-0.5V to +7.0V		Supply Voltage (V <sub>CC</sub> )			
Storage Temperature Range	-65°C to +150°C		MM4242	4.5	5,5	V
Power Dissipation	1.0 W		MM5242	4.75	5.25	V
Lead Temperature (Soldering, 10 seconds)	300°C		Ambient Temperature (TA)			
			MM4242	-55	+125	°c
			MM5242	. 0	+70	°c
			Logical "0" Input Voltage (Low)	-0.5	+0.65	, <b>v</b>
			Logical "1" Input Voltage (High)	2.0	Vcc	v

### dc electrical characteristics (Note 2)

DADAMETED		CONDITIONS	MM4242						
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
VIH	Logic "1" Input Voltage		2.0		Vcc	2.0		Vcc	V
VIL	Logic "0" Input Voltage		-0.5		0.65	-0.5		0.65	V
Voн	Logic "1" Output Voltage	ΙΟΗ = -200 μΑ	2.4			2.4			V
<sup>2</sup> VOL	Logic "0" Output Voltage	IOL = 3.2 mA			0.4			0.4	٧
ILI	Input Current	V <sub>IN</sub> = 0 to V <sub>CC</sub>			2.5			2.5	μΑ
LOH	Output Leakage Current	V <sub>OUT</sub> = 2.4V, (Note 3)			10			10	μΑ
ILOL	Output Leakage Current	V <sub>OUT</sub> = 0.45V, (Note 3)	-10			<b>−10</b>			μΑ
lcc	Power Supply Current	All Inputs = VCC Data Out Open			130			130	mA

### capacitance

		00101710110	MM4			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
CIN	Input Capacitance	$V_{IN} = 0V$ , $T_A = 25^{\circ}C$ , $f = 1.0 \text{ MHz}$ , (Note 4)			7.5	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V, T <sub>A</sub> = 25°C, f = 1.0 MHz, (Note 4)			15.0	pF

### ac electrical characteristics (With Standard Load)

PARAMETER		CONDITIONS	MM4242			MM5242			
PA	HAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
tACCESS .	Access Time	(Figure 1)		250	575		250	450	ns
†SELECT	Output Enable Time	(Figure 2)		100	300		100	200	ns
<sup>t</sup> DESELECT	Output Disable Time	(Figure 2)		75	150		75	125	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 3: Chip select inputs such that outputs are TRI-STATE.

Note 4: Capacitance is guaranteed by periodic testing.

### ac test circuits and switching time waveforms



<sup>\*</sup>Includes jig capacitance

Note, All times measured to 1.5V level.

### custom ROM programming

Custom ROM programs are submitted to National in three formats: paper tape, punched cards or truth table, with punched cards being the preferred. These programs are converted into machine language and outputted on a magnetic tape. This magnetic tape is used to make the programmable mask and the test tape. The wafers are tested at the wafer level. The wafer is then scribed and the good dice assembled. After assembly, the units are tested using the custom test tape to assure the correct output pattern for every address.

National has programs to convert NEGATIVE logic to POSITIVE or POSITIVE to NEGATIVE so ROMs can be entered in either logic, but the customer must specify which logic definition is used.

### PROGRAMMING DEFINITIONS

### Logic Definitions

NEGATIVE Logic: "0" =  $V_H$  = the more positive voltage. "1" =  $V_L$  = the more negative voltage.

POSITIVE Logic: "0" =  $V_L$  = the more negative voltage. "1" =  $V_H$  = the more positive voltage.

### Input/Output Definitions

Address: A0 is the least significant input address.

Outputs: O1 is the least significant output.


**Custom ROM Programming** 

### INFORMATION NEEDED

So that National can better serve its customers, the following information must be submitted with each ROM code.

	ductor Corporation ctor Dr., Santa Clara, CA 95051		NATIONAL PART NUM	IBER
Phone (408) 737			ROM LETTER CODE (N	IATIONAL USE ONLY)
NAME			DATE	
ADDRESS			CUSTOMER PRINT OR	I.D. NO.
CITY		STATE ZIP	PURCHASE ORDER NO	),
TELEPHONE	NAME OF PERSON NATIONAL CAN CONTACT (PRINT)	AUTHORIZED SIGNA	TURE	DATE

### tape entry format (Note 1)



MM4242/MM5242

### 8-Bit Tape Format

Note 1: The code is a 7-bit ASCII code on 8 punch tape.

Note 2: The ROM input address is expressed in decimal form and is preceded by the

letter A.

Note 3: The total number of "1" bits in the output word.

Note 4: The total number of "1" bits in each output column or bit position.

Note 5: Specify product type.

Note 6: Must type POS logic, or NEG logic depending on which is used. Logic on addresses and outputs must be the same (either POS or NEG).

Note 7: Specify the pattern necessary to select the ROM

Note 1: Specify product type.

Note 2: Must type POS logic or NEG logic depending on which is used. Logic on addresses, outputs and chip selects must be the same (either POS or NEG).

Note 3: Specify the chip select logic levels that will enable the ROM.

Note 4: The first ROM input address per card is expressed in decimal form and is preceded by the letter A.

Note 5: Punch four address locations per card, only first location on each card has the address location expressed in decimal form.

Note 6: The total number of "1" bits in all four addresses.

Note 7: Leading zeros must be punched.

Note 8: The total number of "1" bits in each output column or bit position.

# National Semiconductor

# **MOS ROMs**

# 

### MM4246/MM5246 2048 x 8-bit ROM MM4247/MM5247 4096 x 4-bit ROM

### general description

These static, 16,384-bit ROMs are fabricated using N-channel enhancement and depletion-mode silicon-gate technology. This provides complete DTL/TTL compatibility and single power supply operation.

Chip select inputs control the TRI-STATE® outputs and allow for memory expansion. The chip select code is programmed at the same time as the memory matrix and a code of 1:8 for the MM4246/MM5246 and 1:4 for the MM4247/MM5247 must be selected.


### applications

- Microprogramming
- Control logic
- Random logic synthesis
- Table lookup

### features

- Fully decoded
- Single +5V supply
- All inputs and outputs directly DTL/TTL compatible
- Static operation
- TRI-STATE outputs for bus interface
- Programmable chip selection
- Maximum access time 450 ns (MM5246, MM5247)
- Pin compatible with National 4k and 8k ROMs

	Military	Commercial	Organization	Package
MM4246	×		2048 × 8	J
MM5246		×	2048 × 8	N, J
MM4247	×		4096 x 4	j
MM5247		×	4096 x 4	N, J



### absolute maximum ratings operating conditions (Note 1) UNITS MIN MAX Voltage At Any Pin -0.5V to +7.0V Supply Voltage (VCC) Storage Temperature Range -65°C to +150°C MM4246, MM4247 4.5 5.5 ٧ Power Dissipation 1.0 W ٧ MM5246, MM5247 4.75 5.25 Lead Temperature (Soldering, 10 seconds) 300°C Ambient Temperature (TA) MM4246, MM4247 -55 +125 °c °c MM5246, MM5247 0 +70 Logical "0" Input Voltage (Low) -0.5 ٧ +0.65 Logical "1" Input Voltage (High) 2.0 ٧ Vcc

### dc electrical characteristics (Note 2)

	DADAMETED	CONDITIONS	MM4246, 47			М			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
VIH	Logic "1" Input Voltage		2.0		Vcc	2.0		Vcc	V
VIL	Logic "0" Input Voltage		-0.5		0.65	-0.5		0.65	V
Vон	Logic "1" Output Voltage	ΙΟΗ = -200 μΑ	2.4			2.4			, V
VOL	Logic "0" Output Voltage	IOL = 3.2 mA			0.4			0.4	V
ILI	Input Current	V <sub>IN</sub> = 0 to V <sub>CC</sub>			2.5			2.5	μΑ
ILOH	Output Leakage Current	V <sub>OUT</sub> = 2.4V, (Note 3)			- 10			10	μА
ILOL	Output Leakage Current	VOUT = 0.45V, (Note 3)	-10			-10			μΑ
ICC	Power Supply Current	All Inputs = VCC Data Out Open			130			130	mA

### capacitance

			MM4246/5246			IV			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
CIN	Input Capacitance	V <sub>IN</sub> = 0V, T <sub>A</sub> = 25°C, f = 1.0 MHz, (Note 4)		·	7.5		-13 - 1 - 1	7.5	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V, T <sub>A</sub> = 25°C, f = 1.0 MHz, (Note 4)			15.0			22.0	pF

### ac electrical characteristics (With Standard Load)

PARAMETER		CONDITIONS	MM4246, 47			N	UNITS		
FAI	NAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
<sup>t</sup> ACCESS	Access Time	(Figure 1)		250	575		250	450	ns
<sup>t</sup> SELECT	Output Enable Time	(Figure 2)		100	300		100	200	ns
†DESELECT	Output Disable Time	(Figure 2)		75	150		75	125	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 3: Chip select inputs such that outputs are TRI-STATE.

Note 4: Capacitance is guaranteed by periodic testing.

### ac test circuit and switching time waveforms



<sup>\*</sup>Includes jig capacitance
Note. All times measured to 1.5V level.

### custom ROM programming

Custom ROM programs are submitted to National in three formats: paper tape, punched cards or truth table, with punched cards being the preferred. These programs are converted into machine language and outputted on a magnetic tape. This magnetic tape is used to make the programmable mask and the test tape. The wafers are tested at the wafer level. The wafer is then scribed and the good dice assembled. After assembly, the units are tested using the custom test tape to assure the correct output pattern for every address.

National has programs to convert NEGATIVE logic to POSITIVE or POSITIVE to NEGATIVE so ROMs can be entered in either logic, but the customer must specify which logic definition is used.

### PROGRAMMING DEFINITIONS

### Logic Definitions

NEGATIVE Logic: "0" =  $V_H$  = the more positive voltage. "1" =  $V_L$  = the more negative voltage.

POSITIVE Logic: "0" =  $V_L$  = the more negative voltage. "1" =  $V_H$  = the more positive voltage.

### Input/Output Definitions

Address: A0 is the least significant input address.

Outputs: O1 is the least significant output.


**Custom ROM Programming** 

### INFORMATION NEEDED

So that National can better serve its customers, the following information must be submitted with each ROM code.

ROM LETTER CODE (NATIONAL USE ONLY)  DATE
DATE
. 1
CUSTOMER PRINT OR I.D. NO.
PURCHASE ORDER NO.
ATURE DATE
_

### tape entry format (Note 1)



MM4246/MM5246 MM4247/MM5247

### 8-Bit Tape Format

Note 1: The code is a 7-bit ASCII code on 8 punch tape.

Note 2: The ROM input address is expressed in decimal form and is preceded by the

letter A.

Note 3: The total number of "1" bits in the output word.

Note 4: The total number of "1" bits in each output column or bit position.

Note 5: Specify product type.

Note 6: Must type POS logic, or NEG logic depending on which is used.

Note 7: LOGIC ON ADDRESS AND OUTPUTS must be the same (either POS or NEG).

Note 8: Specify the pattern necessary to select the ROM (omit CS2 for MM4247/

MM5247).

### card entry format

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 27 27 24 25 76 27 78 79 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 76 79 80 MM 4 2 X X Card 1 Note 1 Card 2 Note 2 CSO X Card 3 CS1 X . CS2 A0000 00000000 00000000 00000000 01010101 A0004 00111111 00011100 0000000 00111100 13 A0008 00000000 00011000 01000000 11000100 6 Note 7 T B 6 150 T 8 5 250 TB4 400 T B 3 010 T B 2 299 098 TB0 100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 7 68 69 70 71 72 73 74 75 76 77 78 79 80

Note 1: Specify product type.

Note 2: Must type POS logic or NEG logic depending on which is used.

Note 3: Specify the chip select logic levels that will enable the ROM, omit CS2 for MM4247/MM5247.

Note 4: The first ROM input address per card is expressed in decimal form and is preceded by the letter A.

Note 5: Punch four address locations per card, only first location on each card has the address location expressed in decimal form.

Note 6: The total number of "1" bits in all four addresses.

Note 7: Leading zeros must be punched.

Note 8: The total number of "1" bits in each output column or bit position.

Note 9: Logic on address, outputs and chip selects must be the same (either POS or NEG).



### SK0003 sine/cosine look-up table kit

### general description

The SK0003 Sine/Cosine Look-Up Table Kit consists of four MOS ROMs: three MM4210/MM5210's and one MM4220/MM5220-1024 bit static read only memories. They are Pichannel enhancement mode monolithic MOS integrated circuits utilizing a low threshold technology.

### THE SINE FUNCTION

The SK0003 implements the equation  $\sin\theta=\sin$  M  $\cos$  L +  $\cos$  M  $\sin$  L. Cos L was assumed to be 1 in the equation. However, it is a variable between 1 and 0.99998 and is a function of round off error. Worst case error is 1–5/8 bits in LSB at address 1415 (62.25°). The error increases from zero to .002% every 8 bits, therefore, the MM4220/MM5220 provides the error correction factor  $\cos(M-2.81^\circ)\sin$  L in the equation  $\sin\theta=\sinh$  cos  $(M-2.81^\circ)\sin$  L. The circuitry to perform this function is shown in Figure 1. Additional information is available in *MOS Brief 10*.


### THE COSINE FUNCTION

To generate the cosine function  $\cos\theta=\sin(\theta-90^\circ)$ , the input must be complemented and a logical "1" added. Figure 2A is a logic diagram of the circuitry used to provide the cosine function, as well as providing both sine and cosine functions in the same system. 11-bit resolution and 12-bit accuracy  $\pm 1$ -5/8-bits is achieved in this configuration.

A reduction in logic can be achieved as shown in Figure 2B if a loss in resolution of 1/2-bit in an 11-bit input or 1/4-bit in a 10-bit input is acceptable

### **ELECTRICAL CHARACTERISTICS**

Refer to the appropriate data sheet for each device shown in the figures. The devices noted are: MM4210/MM5210, MM4220/MM5220, DM5483/DM7483, DM7812/DM8812 and DM5486/DM7486.






FIGURE 2A. Sine/Cosine Conversion Provides 11-Bit Resolution, 12-Bit ±1-5/8 Bit Accuracy.





FIGURE 2B. Sine/Cosine Conversion with Cosine Approximated. (Cosine Conversion has 10-Bits Input Resolution and 12-Bit ±1-5/8-Bit Accuracy.)





# **Bipolar ROMs**

### DM5488/DM7488 256-bit read only memories

### general description

These custom-programmed, 256-bit, read only memories are organized as 32 words of 8 bits each. Each monolithic, high-speed, transistor-transistor logic (TTL), 32-word memory array is addressed in straight 5-bit binary with full on-chip decoding. An overriding memory-enable input is provided which, when taken high, will inhibit the 32 address gates and cause all 8 outputs to remain high (off). Data, as specified by the customer, are permanently programmed into the monolithic structure for the 256-bit locations. This organization is expandable to n-words to N-bit length.

The address of an 8-bit word is accomplished through the buffered, binary select inputs which are decoded by the 32 five-input address gates. When the memory-enable input is high, all 32 gate outputs are low, turning off the 8 output buffers.

Data are programmed into the memory at the emitters of 32 eight-emitter transistors. The programming process involves connecting or not connecting each of the 256 emitters. If an emitter is connected, a low-level voltage is read out of that bit location when its decoding gate is addressed. If the emitter is not connected, a high-level voltage is read when addressed. Those decoding-gate output emitters which are used are connected to their respective bit lines to drive the 8 output buffers. Since only one decoding gate is addressed at a time, only one of the 32 transistors can supply current to the output buffers at a time.

This memory is fully compatible for use with most TTL or DTL circuits. Input clamping diodes are provided to minimize transmission-line effects and simplify system design. Input buffers lower the fan-in requirement to only one normalized Series 54/74 load for all inputs including enable (G). The open-collector outputs are capable of sinking 12 mA of current and may be wire-AND connected to increase the number of words available. An external pull-up resistor from each output to the supply line (V<sub>CC</sub>) is required to define the high-level output voltage. Where multiple DM5488/DM7488 devices are used in a memory system, the enable input allows easy decoding of additional address bits. Access propagation delay time is typically 20 ns and power dissipation is typically 240 mW.


### features

- Applications in computer subroutines
- Useful in display systems and readouts
- Memory organized as 32 words of 8-bits each
- Input clamping diodes simplify system design
- Open-collector outputs permit wire-AND capability
- Typical access time:

20 ns 240 mW

- Typical power dissipation:
- Fully compatible with most TTL and DTL circuits

### connection diagram



TOP VIEW
Order Number DM5488J or DM7488J
See Package 10
Order Number DM7488N
See Package 15

#### absolute maximum ratings (Note 1) operating conditions MIN MAX UNITS Supply Voltage, VCC (Note 3) Supply Voltage (VCC) 5.5V Input Voltage DM5488 4.5 5.5 Storage Temperature Range -65°C to +150°C DM7488 4.75 5.25 Lead Temperature (Soldering, 10 seconds) 300°C Temperature (TA) °C DM5488 --55 +125 °c DM7488 0 +70

#### electrical characteristics (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
High Level Input Voltage (VIH)		2			· V
Low Level Input Voltage ( $V_{1L}$ )			1	0.8	V
Input Clamp Voltage (V <sub>I</sub> )	$V_{CC} = Min, I_1 = -12 \text{ mA}$			−1.5	V
High Level Output Current (I <sub>OH</sub> )	$V_{CC} = Min, V_{IH} = 2V,$ $V_{IL} = 0.8V, V_{OH} = 5.5V$			40	μΑ
Low Level Output Current (IOL)				12	mA
Low Level Output Voltage (V <sub>OL</sub> ) (Note 2)	$V_{CC} = Min, V_{IH} = 2V,$ $V_{IL} = 0.8V, I_{OL} = 12 \text{ mA}$		0.2	0.4	<b>V</b>
Input Current at Maximum Input Voltage (I <sub>1</sub> )	V <sub>CC</sub> = Max, V <sub>1</sub> = 5.5V			1	mA
High Level Input Current (IIH)	$V_{CC} = Max$ , $V_1 = 2.4V$			25	μΑ
Low Level Input Current (I <sub>IL</sub> )	$V_{CC} = Max$ , $V_1 = 0.4V$		1	-1	mA :
Supply Current, all Outputs High (I <sub>CCH</sub> ) (Note 2)	V <sub>CC</sub> = Max		37	65	mA
Supply Current, all Outputs Low (I <sub>CCL</sub> ) (Notes 2 and 4)	V <sub>CC</sub> = Max		48	80	mA

# switching characteristics $V_{CC} = 5V$ , $T_A = 25^{\circ}C$

PARAMETER	FROM INPUT	TO OUTPUT	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay Time, Low to High Level Output (t <sub>PLH</sub> )	Enable	Any			19	35	ns
Propagation Delay Time, High to Low Level Output (t <sub>PHL</sub> )	Enable	Any	$C_L = 30 \text{ pF},$ $R_{1.1} = 400\Omega,$		18	35	ns
Propagation Delay Time, Low to High Level Output (t <sub>PLH</sub> )	Select	Any	$R_{L2} = 600\Omega$		21	35 :	ns
Propagation Delay Time, High to Low Level Output (t <sub>PHL</sub> )	Select	Any			17	35	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for DM5488 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM7488. All typicals are given for  $V_{CC} = 5V$  and  $T_{A} = +25^{\circ}$ C.

Note 3: All voltage values are with respect to network ground terminal.

Note 4: All 32 words are addressed separately to ensure that the supply current does not exceed the stated maximum. The typical value shown is for the worst-case condition of all eight outputs driven low at one time.

#### ordering instructions

Programming instructions for the DM5488 or DM7488 are solicited in the form of a sequenced deck of 32 standard 80-column data cards providing the information requested under "data card format," accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete function table of the requested part. This function table, showing output conditions for each of the 32 words, will be forwarded to the purchaser as verification of the input data as interpreted by the computer-automated design (CAD) program. This single run also generates mask and test program data; therefore, verification of the function table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the word specified and describes the levels at the eight outputs for that word. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

#### SUPPLEMENTARY ORDERING DATA

Submit the following information with the data cards:

- a. Customer's name and address
- b. Customer's purchase order number
- c. Customer's drawing number

#### **DATA CARD FORMAT**

#### Column

- 1-2 Punch a right-justified integer representing the positive-logic binary input address (00-31) for the word described on the card.
- 3-4 Blank
- Punch "H," "L," or "X" for output Y8.
  H = high-voltage-level output, L = low-voltage-level output, X = output irrelevant.
- 6-9 Blank
- 10 Punch "H," "L," or "X" for output Y7.
- 11-14 Blank
- 15 Punch "H," "L," or "X" for output Y6.
- 16-19 Blank
- 20 Punch "H," "L," or "X" for output Y5.
- 21-24 Blank
- 25 Punch "H," "L," or "X" for output Y4.
- 26-29 Blank
- Punch "H," "L," or "X" for ouput Y3.
- 31-34 Blank
- 35 Punch "H," "L," or "X" for output Y2:
- 36-39 Blank
- 40 Punch "H," "L," or "X" for output Y1.
- 41-49 Blank

- 50-51 Punch a right-justified integer representing the current calendar day of the month.
- 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
- 56 Blant
- 57-58 Punch the last two digits of the current year
- 59 Blank
- 60-61 Punch "DM"
- 62-65 Punch the National Semiconductor part number 5488 or 7488.
- 66-70 Blank


#### truth table

		. [	NPUT	s	
WORD	E	D	С	В	Α
0	L	L	L	L	L.
1	L	L	L	L	Н
2	, L	L	L	Н	L
3	L	L	L	, Н	Н
4	L	L	Н	L	L
5	L	L	H	L	Н
6	Ļ	L	Н	Н	L
7	L	L	Н	Н	Н
8	Ĺ	Н	L	L	L
9	L	Н	L	L	Н
10	L	H	L	Н	L
11	٦	Η.	L	Н	Н
12	L	Н	Н	L	L
13	L	Н	Н	L	Н
14	L	Н	Н	Н	Ľ,
15	L	Н	Н	Н	Н
16	Ĥ.	L	L	L	L
17	Н	L	L	L	Н
18	Н	L	L	H	L
19	;H	L	L	Н	Н
20	Н	L	Н	L	L
21	Н	Ľ	Н	L	H
22	Н	L	Н	Н	L
23	Н	L	Н	Н	Н
24	Н	Н	L	L	L.
25	H	Н	L	L	H
26	·μΗ	Н	L	Н	L
27	Н	Н	L	Н	Н
28	н	Н	Н	Ĺ	L
29	Н	Н	Н	L	Н
30	Н	Н	Ή	Н	· L ·
31	Н	Н	· H	Н	Н
. ———					

H = High level

L = Low level

# functional block diagram





# DM54187/DM74187(SN54187/SN74187) 1024-bit read only memory

#### general description

The DM54187/DM74187 is a custom-programmed read-only memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs. Two overriding memory enable inputs are provided; and when one is taken to the logical "1" state, it will cause all four outputs to go to the logical "1" state.

#### features


■ 36 ns typical delay from address to output

- 20 ns typical delay from enable to output
- Open collector outputs for expansion

#### applications


- Microprogramming
- Code conversions
- Look-up tables
- Use for any memory where content is fixed

#### logic diagram



# connection diagram

Order Number DM54187J or DM74187J See Package 10 Order Number DM74187N See Package 15



57

# absolute maximum ratings (Note 1)

Supply Voltage 7V Input Voltage 5.5V **Output Voltage** 5.5V Operating Temperature Range

DM54187

-55°C to +125°C DM74187  $0^{\circ}$ C to  $+70^{\circ}$ C Storage Temperature Range -65°C to +150°C Lead Temperature (Soldering, 10 sec) 300°C

# electrical characteristics (Note 2)

PARAMETER		CON	IDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM54187 DM74187	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V		2.0			٧
Logical "0" Input Voltage		$\frac{V_{CC} = 4.5V}{V_{CC} = 4.75V}$				0.8	V
Logical "1" Output Current		$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	V <sub>0</sub> = 5.5V			40	μΑ
Logical "0" Output Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	I <sub>O</sub> = 16 mA			0.4	V
Logical "1" Input Current		$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	V <sub>IN</sub> = 2.4V			40	μΑ
Logical "0" Input Current		$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	V <sub>IN</sub> = 5.5V			1	mA
Logical o Input Current		$\frac{V_{CC} = 5.5V}{V_{CC} = 5.25V}$	$V_{1N} = 0.4V$			-1.0	mA
Supply Current		$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	All Inputs at GND.		75	110	mA
Input Clamp Voltage		$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_{IN} = -12 \text{ mA}$			-1.5	٧
Propagation Delay to a Logic Enable to Output, t <sub>pd0</sub>	1	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C <sub>L</sub> = 30 pF		20	30	ns
Propagation Delay to a Logic Address to Output, t <sub>pd0</sub>		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C <sub>L</sub> = 30 pF		37	60	ns
Propagation Delay to a Logic Enable to Output, t <sub>pd1</sub>		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C <sub>L</sub> = 30 pF	-	20	30	ns
Propagation Delay to a Logic Address to Output, t <sub>pd1</sub>		$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$	C <sub>L</sub> = 30 pF		36	60	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54187 and across the 0°C to 70°C range for the DM74187. All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$ .

#### ordering instructions

Programming instructions for the DM54187 or DM74187 are solicited in the form of a sequenced deck of 32 standard 80-column data cards providing the information requested under data card format, accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete truth table of the requested part. This truth table, showing output conditions for each of the 256 words, will be forwarded to the purchaser as verification of the input data as interpreted by the computer-automated design (CAD) program. This single run also generates mask and test program data: therefore. verification of the truth table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the eight words specified and describes the conditions at the four outputs for each of the eight words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

## supplementary ordering data

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number.

#### data card format

#### Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-248) for the first set of outputs described on the card
  - 4 Punch a "-" (Minus sign)
- 5- 7 Punch a right-justified integer representing the binary input address (007-255) for the last set of outputs described on the card.
- 8-9 Blank

- 10-13 Punch "H", "L", or "X" for bits four, three, two, and one (outputs Y4, Y3, Y2, and Y1 in that order) for the first set of outputs specified on the card. H = highlevel output, L = low-level output, X = output irrelevant.
  - 14 Blank
- 15-18 Punch "H", "L", or "X" for the second set of outputs.
  - 19 Blank
- 20-23 Punch "H", "L", or "X" for the third set of outputs.
  - 24 Blank
- 25-28 Punch "H", "L", or "X" for the fourth set of outputs.
  - 29 Blank
- 30-33 Punch "H", "L", or "X" for the fifth set of outputs.
  - 34 Blank
- 35-38 Punch "H", "L", or "X" for the sixth set of outputs.
  - 39 Blank
- 40-43 Punch "H", "L", or "X" for the seventh set of outputs.
  - 44 Blank
- 45-48 Punch "H", "L", or "X" for the eighth set of outputs.
  - 49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
  - 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
  - 56 Blani
- 57-58 Punch the last two digits of the current year.
  - 59 Blank
- 60-61 Punch "DM"
- 62-66 Punch the National Semiconductor part number 54187 or 74187.
- 67-70 Blank



# **Bipolar RON**

# DM54L187A/DM74L187A(SN54L187A/SN74L187A) low power 1024-bit read only memory

#### general description

The DM54L187A/DM74L187A is a customprogrammed Read Only Memory organized as 256 4-bit words. Selection of the proper word is accomplished through the eight select inputs.

The "A" suffix is used to denote that full "tenthpower" technology has been employed in building this ROM.


Two overriding memory enable inputs are provided which when mask-programmed in one of the three options described will cause all four outputs to

read either the normal memory contents or ¢ the logical "1" state.

#### features

- Full tenth-power technology
- Pin compatible with SN54187/SN74187
- Typical power dissipation
  - Typical access time
- Custom-programmed memory enable inpu
- Open-collector outputs

#### logic diagram



## absolute maximum ratings (Note 1) operating conditions

		MIN	MAX	UNITS
Supply Voltage 7.0V	Supply Voltage (VCC)			
Input Voltage 5.5V	DM54L187	4.5	5.5	V
Output Voltage 5.5V	DM74L187	4.75	5.25	٧
Storage Temperature Range -65°C to +150°C	Temperature (TA)			
Lead Temperature (Soldering, 10 seconds) 300°C	DM54L187	55	+125	°C ·
	DM74L187	0	+70	°C

#### electrical characteristics (Note 2)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Logical "1" Input Voltage	V <sub>CC</sub> = Min	2.0			V
	Logical "0" Input Voltage	V <sub>CC</sub> = Min			0.7	v
	Logical "1" Output Current	V <sub>CC</sub> = Max, V <sub>O</sub> = 5.5V (Memory Enable = Logical 1)			50	μΑ
	Logical "O" Output Voltage DM54L187 DM74L187	$V_{CC} = Min, I_{O} = 2.0 \text{ mA}$ $V_{CC} = Min, I_{O} = 3.2 \text{ mA}$			0.3 0.4	V V
	Logical "1" Input Current	$V_{CC} = Max$ , $V_{IN} = 2.4V$ $V_{CC} = Max$ , $V_{IN} = 5.5V$			10 100	μΑ μΑ
	Logical "0" Input Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.3V		-120	-180	μΑ
	Supply Current (Each Device)	V <sub>CC</sub> = Max, All Inputs at GND		18	25	mA .
	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -12 mA			-1.5	V
	Propagation Delay to a Logical "0" From Enable to Output (t <sub>pd0</sub> )	$V_{CC} = 5.0V, C_L = 15 pF,$ $T_A = 25^{\circ}C, R_L = 2.0 k\Omega$		46	70	ns
	Propagation Delay to a Logical "0" From Address to Output (t <sub>pd0</sub> )	$V_{CC} = 5.0V, C_L = 15 \text{ pF},$ $T_A = 25^{\circ}C, R_L = 2.0 \text{ k}\Omega$		65	98	ns
	Propagation Delay to a Logical "1" From Enable to Output (t <sub>pd1</sub> )	$V_{CC} = 5.0V, C_{L} = 15 pF,$ $T_{A} = 25^{\circ}C, R_{L} = 2.0 k\Omega$		85	130	ns
. •	Propagation Delay to a Logical "1" From Address to Output (tpd 1)	$V_{CC} = 5.0V, C_{L} = 15 \text{ pF},$ $T_{A} = 25^{\circ}C, R_{L} = 2.0 \text{ k}\Omega$		120	180	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM54L187 and across the 0°C to +70°C range for the DM54L187. All typicals are given for V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.

#### ordering instructions

Programming instructions for the DM54L187 or DM74L187 are solicited in the form of a sequenced deck of 32 standard 80-column data cards providing the information requested under data card format, accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete truth table of the requested part. This truth table, showing output conditions for each of the 256 words, will be forwarded to the purchaser as verification of the input data as interpreted by the computer-automated design (CAD) program. This single run also generates mask and test program data; therefore, verification of the truth table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the eight words specified and describes the conditions at the four outputs for each of the eight words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

#### supplementary ordering data

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number.

#### data card format


#### Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-248) for the first set of outputs described on the card.
  - 4 Punch a "-" (Minus sign)
- 5- 7 Punch a right-justified integer representing the binary input address (007-255) for the last set of outputs described on the card.
- 8-9 Blank
- 10-13 Punch "H", "L", or "X" for bits four, three, two, and one (outputs Y4, Y3, Y2, and Y1 in that order) for the first set of outputs specified on the card. H = highlevel output, L = low-level output, X = output irrelevant.
  - 14 Blank
- 15-18 Punch "H", "L", or "X" for the second set of outputs.
  - 19 Blank
- 20-23 Punch "H", "L", or "X" for the third set of outputs.
  - 24 Blank
- 25-28 Punch "H", "L", or "X" for the fourth set of outputs.
  - 29 Blank

- 30-33 Punch "H", "L", or "X" for the fifth set of outputs.
  - 34 Blank
- 35-38 Punch "H", "L", or "X" for the sixth set of outputs.
  - 39 Blank
- 40-43 Punch "H", "L", or "X" for the seventh set of outputs.
  - 44 Blank
- 45-48 Punch "H", "L", or "X" for the eighth set of outputs.
  - 49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
  - 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
  - 56 Blank
- 57-58 Punch the last two digits of the current year.
  - 59 Blank
- 60-61 Punch "DM"
- 62-67 Punch the National Semiconductor part
- 68-70 Blank

## connection diagram

#### **Dual-In-Line and Flat Package**



Order Number DM54L187AJ or DM74L187AJ See Package 10 Order Number DM54L187AN or DM74L187AN See Package 15 Order Number DM54L187AW or DM74L187AW

See Package 28

#### truth table

OPTION	ME <sub>1</sub>	ME <sub>2</sub>	OUTPUTS
1	0	0	Normal
	1	×	Logical 1
	×	1	Logical 1
2	. 1	1	Normal
	0	×	Logical 1
	×	0	Logical 1
3.	1	0 .	Normal
	×	1	Logical 1
	0	×	Logical 1

X = Don't care



PRELIMINARY

# DM54S187/DM74S187 open-collector 1024-bit ROM DM75S97/DM85S97 TRI-STATE® 1024-bit ROM

## general description

These TTL compatible memories are organized in the popular 256 words by 4 bits configuration. Two memory enable inputs are provided to control the output states. When both enable inputs are in the logical "0" state, the outputs present the contents of the word selected by the address inputs.

If either or both of the enable inputs is raised to a logical "1" level, it causes all four outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as PROMs as well as ROMs.

#### features


- Schottky clamped for high speed systems
- High speed Enable to output delay-typical Address to output delay-typical

15 ns 30 ns

PNP inputs reduce input loading

# connection diagram

#### **Dual-In-Line Package**



Order Number DM54S187J or DM74S187J, DM75S97J or DM85S97J See Package 10 Order Number DM74S187N or DM85S97N See Package 15

absolute maximum ratings (Note 1) operating conditions									
			MIN	MAX	UNITS				
Supply Voltage (Note 2)	-0.5V to +7.0V	Supply Voltage (VCC)							
Input Voltage (Note 2)	-1.2V to +5.5V	DM54S187, DM75S97	4.5	5.5	V				
Output Voltage (Note 2)	-0.5V to +5.5V	DM74S187, DM85S97	4.75	5.25	V				
Storage Temperature	-65°C to +150°C	Ambient Temperature (TA)							
Lead Temperature (Soldering, 10 seconds)	300°C	DM54S187, DM75S97	55	+125	°C				
		DM74S187, DM85S97	0	+70	°C				
		Logical "0" Input Voltage	0	8.0	V				
		Logical "1" Input Voltage	2.0	5.5	V				

# dc electrical characteristics (Note 2)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I <sub>IH</sub>	Logical "1" Input Current	V <sub>IN</sub> = 2.7V			25	μΑ
		V <sub>IN</sub> = 5.5V	1		1.0	mA
I <sub>IL</sub>	Logical "0" Input Current	V <sub>IN</sub> = 0.45V			-250	μΑ
V <sub>CL</sub>	Input Clamp Voltage	I <sub>IN</sub> = -18 mA			-1.2	V
$V_{OL}$	Logical "0" Output Voltage					
	DM54S187, DM75S97	I <sub>OL</sub> = 16 mA			0.50	V
	DM74S187, DM85S97	10[ 10 11] 1			0.45	V
Icc	Maximum Supply Current			80	130	mA
DM54S1	187, DM74S187			-		:
I <sub>OH</sub>	Logical "1" Output Current	V <sub>OUT</sub> = 2.4V			50	μΑ
ż		V <sub>OUT</sub> = 5.5V	'		100	μΑ
DM75S9	97, DM85S97					
V <sub>oH</sub>	Logical "1" Output Voltage					
	DM75S97	I <sub>OH</sub> = -2.0 mA	2.4			. V
	DM85S97	$I_{OH} = -6.5 \text{ mA}$	2.4			V
Ios	Output Short Circuit Current	V <sub>OUT</sub> = 0V (Note 3)	-30		-100	mA
		V <sub>CC</sub> = Max				
loz	TRI-STATE Output Current	$0.45V \le V_{OUT} \le 2.4V$	-50		50	μΑ

# switching characteristics (Note 2)

	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
t <sub>AA</sub>	Address to Output Delay			30		ns
t <sub>EA</sub>	Time to Enable Output	R <sub>L</sub> = 300Ω		15		ns
t <sub>ED</sub>	Time to Disable Output	C <sub>L</sub> = 30 pF		15		ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.

Note 3: During IOS measurement, only one output at a time should be grounded. Permanent damage may otherwise result.



# DM54S270/DM74S270 open-collector 2048-bit ROM DM54S370/DM74S370 TRI-STATE® 2048-bit ROM

#### general description

These Schottky ROM memories are organized in the popular 512 words by 4 bits configuration. A memory enable input is provided to control the output states. When the enable input is in the low state, the outputs present the contents of the selected word.

If the enable input is raised to a high level, it causes all 4 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as PROM's as well as ROM's.

#### features


- Schottky-clamped for high speed Address access-55 ns max Enable access-30 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- PROM mates are DM74S570 and DM74S571

	Military	Commercial	Open- Collector	TRI-STATE	Package
DM74S270		Х	Х		N, J
DM74S370	46.11.11	×		×	N, J
DM54S270	Х		Х		J
DM54S370	×			×	J

#### block diagram

#### MOST SIGNIFICANT A7 O-BUFFERS 2048-BIT ARRAY A6 O-AND 1/64 64 X 32-BIT MEMORY MATRIX DECODE 1/8 DECODE 1/8 RHEFERS DECODE DECODE DECODE ENABLE OUTPUT MOST SIGNIFICANT

#### connection diagram



# logic symbol



absolute maximum rating	out Voltage -1.2V to +5.5V tput Voltage -0.5V to +5.5V orage Temperature -65° C to +150° C			operating conditions					
	*			MIN	MAX	UNITS			
Supply Voltage	-0.5V to +7V		Supply Voltage (VCC)						
Input Voltage	-1.2V to +5.5V		DM54S270, DM54S370	4.5	5.5	V			
Output Voltage	-0.5V to +5.5V		DM74S270, DM74S370	4.75	5.25	V			
Storage Temperature Lead Temperature (Soldering, 10 seconds)			Ambient Temperature (T <sub>A</sub> ) DM54S270, DM54S370 DM74S270, DM74S370	-55 0	+125 +70	°C °C			
	·		Logical "0" Input Voltage (Low)	0	0.8	v			
			Logical "1" Input Voltage (High)	2.0	5.5	V			

# dc electrical characteristics (Note 2)

			DM54	S270, 54	18370	DM7	UNITS		
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IIL	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μА
ЧН	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			25			25	μА
, li	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.45		0.35	0.45	V
VIL	Low Level Input Voltage				0.80			0.80	V
V <sub>IH</sub>	High Level Input Voltage		2.0			2.0			V
ICEX	Output Leakage Current	VCC = Max, VCEX = 2.4V			50			50	μΑ
	(Open-Collector Only)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V		7-	100			100	μΑ
٧c	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA		-0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
co	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
lcc	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		80	130		80	130	mA
TRI-ST	TATE PARAMETERS								
ISC .	Output Short Circuit Current	$V_O = 0V$ , $V_{CC} = Max$ , (Note 3)	-20	-45	-70	-20	-45	−70 ·	mA
lHZ	Output Leakage (TRI-STATE)	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Voн	Output Voltage High	I <sub>OH</sub> = -2 mA	2.4	3.2					V
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		V

#### ac electrical characteristics (With standard load)

PARAMETER		PARAMETER CONDITIONS		DM54S270, 54S370 5V ±10%; -55°C to +125°C			DM74S270, 74S370 5V ±5%; 0°C to +70°C		
			MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time			37	70		37	55	ns
tEA	Enable Access Time			18	35		18	30	ns
tER	Enable Recovery Time			18	35		18	30	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for VCC = 5V and TA = 25°C.

Note 3: During I<sub>SC</sub> measurement, only one output at a time should be grounded. Permanent damage may otherwise result.



# DM54S271/DM74S271 open-collector 2048-bit ROM DM54S371/DM74S371 TRI-STATE® 2048-bit ROM

#### general description

These Schottky ROM's are organized in the popular 256 words by 8 bits configuration. Two memory enable inputs are provided to control the output states. When both enable inputs are in the low state, the outputs present the contents of the selected word.


If either or both of the enable inputs is raised to a high level, it causes all 8 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as PROM's as well as ROM's.

#### features


- Schottky-clamped for high speed Address access—60 ns max Enable access—35 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- High density 20-pin package
- PROM mates are DM74S470 and DM74S471

	Military	Commercial	Open- Collector	TRI-STATE	Package
DM74S271		Х	X		N, J
DM74S371		×		×	N, J
DM54S271	Х		X		J
DM54S371	Х			×	J


## block diagram



## connection diagram



# logic symbol



7

absolute maximum rating	gs (Note 1)	operating conditions								
		MIN	MAX	UNITS						
Supply Voltage	-0.5V to +7V	Supply Voltage (VCC)								
Input Voltage	-1.2V to +5.5V	DM54S271, DM54S371 4.5	5.5	V						
Output Voltage	-0.5V to +5.5V	DM74S271, DM74S371 4.75	5.25	V						
Storage Temperature Lead Temperature (Soldering, 10 seconds)	-65°C to +150°C 300°C	Ambient Temperature (T <sub>A</sub> )  DM54S271, DM54S371 —55  DM74S271, DM74S371 0	+125 +70	°C °C						
	A STATE OF THE STA	Logical "0" Input Voltage (Low) 0	0.8	V						
	Value of the second	Logical "1" Input Voltage (High) 2.0	5.5	V						

#### dc electrical characteristics (Note 2)

0.000			DM5	4S271, 5	48371	DM7			
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
JIL	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μΑ
ИH	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			25			25	μΑ
įΨ	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V		100	1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.45		0.35	0.45	V
VIL	Low Level Input Voltage				0.80			0.80	V
VIH	High Level Input Voltage		2.0			2.0			· v
CEX	Output Leakage Current	VCC = Max, VCEX = 2.4V			50			50	μΑ
	(Open-Collector Only)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100	1		100	μΑ
VC	Input Clamp Voltage	VCC = Min, IIN = -18 mA		-0.8	-1.2		-0.8	-1.2	٧
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
c <sub>O</sub>	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0		٠.	6.0		pF
Icc	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		120	150		120	150	mA
TRI-ST	ATE PARAMETERS			-:-					
Isc	Output Short Circuit Current	V <sub>O</sub> = 0V, V <sub>CC</sub> = Max, (Note 3)	20	-45	-70	-20	-45	-70	mA
lHZ	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Voн	Output Voltage High	I <sub>OH</sub> = -2 mA	2.4	3.2					V .
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		. V

# ac electrical characteristics (With standard load)

PARAMETER		CONDITIONS		\$\$271, 5 ; −55°C t	4S371 o +125°C		4S271, 7 6; 0°C to		UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time			37	75		37.	60	ns .
tEA	Enable Access Time			18	40		18	30	ns
tER	Enable Recovery Time			18	40		18	30	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 3: During I<sub>SC</sub> measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

## DM75S29/DM85S29 open-collector 8192-bit ROM DM75S28/DM85S28 TRI-STATE® 8192-bit ROM

#### general description

These Schottky ROM memories are organized in the popular 1024 words by 8 bits configuration. Four memory enable inputs are provided to control the output states. When E1 and E2 are low and E3 and E4 are high, the output presents the contents of the selected word.

If E1 or E2 are high, or E3 or E4 are low, it causes all 8 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as PROM's as well as ROM's.

#### features

- Schottky-clamped for high speed Address access-70 ns max Enable access-45 ns max
- PNP inputs reduce input loading
- All dc and ac parameters quaranteed over temperature
- PROM mates are DM87S229 and DM87S228

	Military	Commercial	Open- Collector	TRI-STATE	Package
DM85S29		Х	Х		N, J
DM85S28		×		×	N, J
DM75S29	Х		Х	e il exe	J
DM75S28	х			×	J

# block diagram connection diagram Dual-In-Line Package 20 EZ 8192-BIT ARRAY 128 X 84-BIT MEMORY MATRIX 1/128 CODER 19 E3 18 E4 AI O 03 11 logic symbol A2 A3 The device is enabled when: E1 • E2 • E3 • E4

#### absolute maximum ratings (Note 1) operating conditions MIN MAX UNITS Supply Voltage (V<sub>CC</sub>) Supply Voltage -0.5V to +7V Input Voltage -1.2V to +5.5V DM75S29, DM75S28 4.5 5.5 Output Voltage -0.5V to +5.5V DM85S29, DM85S28 4.75 v 5.25 -65°C to +150°C Storage Temperature Ambient Temperature (TA) 300°C Lead Temperature (Soldering, 10 seconds) DM75S29, DM75S28 -55 +125 °c DM85S29, DM85S28 0 +70 °c Logical "0" Input Voltage (Low) 8.0 Logical "1" Input Voltage (High) 2.0 5.5

#### dc electrical characteristics (Note 2)

DADAMETED		001101-0110	DM	75\$29, 7	5S28	DM	LINUTE		
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
IIL	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μА
ΊΗ	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>1N</sub> = 2.7V			25			25	μΑ
11	Input Leakage Current, All Inputs VCC = Max, VIN = 5.5V				1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.5		0.35	0.5	V
VIL	Low Level Input Voltage				0.80			0.80	V
VIH	High Level Input Voltage		2.0			2.0			V
ICEX	Output Leakage Current	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 2.4V			:50			50	μΑ
	(Open-Collector Only)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
٧c	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18 mA		−0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
со	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
lcc	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		140	170		140	170	mA
TRI-S1	TATE PARAMETERS								
Isc	Output Short Circuit Current	V <sub>O</sub> = 0V, V <sub>CC</sub> = Max, (Note 3)	-30	-60	-100	-30	-60	-100	mA
lHZ	Output Leakage (TRI-STATE)	$V_{CC}$ = Max, $V_{O}$ = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Voн	Output Voltage High	I <sub>OH</sub> = -2 mA	2.4	3.2					٧
		I <sub>OH</sub> = -6.5 mA				2.4	3.2		٧

#### ac electrical characteristics (With standard load)

PARAMETER		PARAMETER CONDITIONS				DM75S29, 75S28 5V ±10%; -55°C to +125°C			DM85S29, 85S28 5V ±5%; 0°C to +70°C		
					MIN	TYP	MAX	MIN	TYP	MAX	
tAA	Address Access Time					47	90		47	70	ns
tEA	Enable Access Time					30	50		30	45	ns
tER	Enable Recovery Time					30	50		30	45	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

Note 3: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

# DM7575/DM8575, DM7576/DM8576 programmable logic array (PLA)

#### general description

The DM7575/DM8575 and DM7576/DM8576 are mask-programmable logic arrays designed for use in applications where random logic is required. The devices have fourteen data inputs and eight outputs. Each output provides a sum of product terms where each product term can contain any combination of 14 variables or their complements. The total number of product terms which can be provided is 96. Any product term which is repeated is counted only once. Since some functions are more easily represented in their inverted form, an option is provided to allow for either the true or complement of the function on each output. The products are particularly useful in providing control logic for digital systems. The DM7575/

DM8575 has a conventional totem-pole output whereas the DM7576/DM8576 is provided with a passive pullup output. This latter configuration is useful in expanding functions by connection of outputs of different packages.

#### features

- A 2<sup>14</sup>-by-8 (128k) bit memory would be needed to provide equivalent function
- Typical delay


90 ns 550 mW

Typical power dissipation


pation

Series 54/74 compatible

# logic and connection diagrams



#### Dual-In-Line Package



Order Number DM7575J, DM8575J, DM7576J or DM8576J See Package 11 Order Number DM8575N or DM8576N See Package 18

# absolute maximum ratings (Note 1) operating conditions

		MIN	MAX	UNITS
7.0V	Supply Voltage (V <sub>CC</sub> )			
5.5V	DM7575, DM7576	4.5	5.5	. 🗸
-65°C to +150°C	DM8575, DM8576	4.75	5.25	V
300°C	Temperature (T <sub>A</sub> )			
	DM7575, DM7576	-55	+125	°C
	DM8575, DM8576	0	70	°C
	5.5V -65°C to +150°C	5.5V DM7575, DM7576 -65°C to +150°C DM8575, DM8576 300°C Temperature (T <sub>A</sub> ) DM7575, DM7576	7.0V Supply Voltage (V <sub>CC</sub> ) 5.5V DM7575, DM7576 4.5 -65° C to +150° C DM8575, DM8576 4.75 Temperature (T <sub>A</sub> ) DM7575, DM7576 -55	7.0V Supply Voltage (V <sub>CC</sub> ) 5.5V DM7575, DM7576 4.5 5.5  -65° C to +150° C DM8575, DM8576 4.75 5.25  300° C Temperature (T <sub>A</sub> ) DM7575, DM7576 -55 +125

#### electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V <sub>CC</sub> ≈ Min	2			V
Logical "0" Input Voltage	V <sub>CC</sub> = Min		-	0.8	V
Logical "1" Output Voltage (DM7575/DM8575 Only)	$V_{CC} = Min$ , $V_{IN(1)} = 2V$ , $V_{IN(0)} = 0.8V$	2.4			V
Logical "1" Output Current (DM7576/DM8576 Only)	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 5.5V			100	μА
Logical "0" Output Voltage	$V_{CC} = Min, V_{IN(1)} = 2V, V_{IN(0)} = 0.8V$			. 0.4	v
Logical "1" Input Current	$V_{CC} = Max, V_{IN} = 2.4V$			40 1	μA mA
Logical "0" Input Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.4V		ŀ	-1.0	mA
Output Short Circuit Current DM7575/76 (Note 3) DM8575/76	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0V	-20/-1.75 -18/-1.65		-55/-3.5 -55/-3.3	mA.
Supply Current	V <sub>CC</sub> = Max		110	170	mA
Input Diode Clamp Voltage	$V_{CC} = Min,$ $T_A = 25^{\circ}C$ $I_{IN} = -12 \text{ mA}$			-1.5	, v
Propagation Delay to a Logical "0" from Data Inputs to Outputs, t <sub>pd0</sub>	$V_{CC} = 5.0V$ , $C_L = 50 \text{ pF}$ , $R_L = 400\Omega$		100	150	ns
Propagation Delay to a Logical "1" from Data Inputs to Outputs, t <sub>pd1</sub>	$V_{CC} = 5.0V$ $T_A = 25^{\circ}C$		80	150	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DM7575/76 and across the  $0^{\circ}$ C to  $70^{\circ}$ C range for the DM8575/76. All typicals are given for  $V_{CC} = 5.0V$  and  $T_{A} = 25^{\circ}$ C.

Note 3: Only one output at a time should be shorted.

## information needed to program the PLA

Information to program the PLA can be supplied in one of two formats:

- 1. Punched 80-column cards
- 2. The applicable section of this data sheet (manual entry of information).

#### punched cards

CARD 1: (Used to determine whether outputs are presented in their true or inverted form. If this card is not used it is assumed that all eight outputs are true.)

**Col. 1-6**: DM7575 or DM8575 or DM7576 or DM8576.

Col. 7-9: (Blank)

Col. 10-17: Output Data. Outputs are  $F_8$  (most significant) to  $F_1$  (least significant). All eight outputs must be specified.

A 'T' in an output location indicates that the output is true.

A 'C' in an output location indicates that the output is complemented (inverted).

Col. 18-39: (Blank)

Col. 40-75: This space is reserved for any unique letters/numbers desired by the customer (special part number, program number, etc.). However the exact combination of characters must appear on all cards, but only those cards, associated with that particular device.

Col. 76-78: (Blank)

Col. 79-80: 00

CARDS 2-97: Term Data Cards. Used to specify the input and output conditions.

**Col. 1-6**: DM7575 or DM8575 or DM7576 or DM8576.

Col. 7-9: (Blank)

**Col. 10-17**: Output Connections, Outputs are  $F_8$  (most significant) to  $F_1$  (least significant). This field describes the outputs on which the product term appears.

A '+' in one of the eight output locations indicates that the term described by the card is one of the "OR" terms in that output.

A '(blank)' in one of the eight output locations indicates that the term described by the card is not one of the "OR" terms in that output.

(Care should be exercised in punching this particular field; since in most cases, unless a product term is repeated, this field will appear as one '+' and seven blanks.)

Col. 18: (Blank)

Col. 19: = (equal sign)

Col. 20: (Blank)

Col. 21-34: Input Data. Inputs are I<sub>14</sub> (most significant) to I<sub>1</sub> (least significant).

An 'H' in one of the fourteen locations indicates that input appears in the high state in the output term.

An 'L' in one of the fourteen input locations indicates that input appears in the low state in the output term.

An 'X' in one of the fourteen input locations indicates that input does not appear in the output term.

Col. 35-39: (Blank)

Col. 40-75: This space is reserved for any unique letter/number desired by the customer (special part number, program number, etc.) However the exact combination of characters must appear on all cards, but only those cards, associated with that particular device. The purpose of this section is to prevent mixing of cards.

Col. 76-78: (Blank)

Col. 79-80: Product Term Number 01 to 96. (All 96 cards need not be used.) Zero in column 79 may be suppressed.

#### manual entry

The matrix-blank shown in this data sheet can be used in lieu of punched cards to submit information for programming the PLA.

#### INSTRUCTIONS

- Circle the appropriate part number. In the event a catalog part is not being purchased, circle the closest catalog part number. If an electrical screen is required between the military and commercial devices, the military designation should be circled.
- 2. Customer should write the name of his company.
- Enter the total number of unique product terms found in all eight outputs. Repeated terms count only once.
- Output Inverter Option. Under the appropriate output designation specify a 'T' when the high (true) level is desired on the output for the given input conditions. Specify a 'C' if the complement is needed.
- 5. Matrix
  - a. Input data. This block is used to describe what comprises each of the 96 (maximum) product terms. In each row, opposite the appropriate Product Term number, information on the fourteen Input Data locations is entered. Information must be entered on all 14 inputs.
    - Enter an "H" under the appropriate input designation if that particular input appears in the product term as a high (true) level.
    - Enter an "L" under the appropriate input designation if that particular input appears in the product term as a low (complemented) level.
    - Enter an "X" under the appropriate input designation if that particular input does not appear in the product term.
    - If less than 96 product terms are used leave all spaces for the unused terms blank.
  - Output Data. This block is used to describe the outputs on which the product terms appear.
    - Enter a '+' under the appropriate output designation if the product term is contained in that output's expression.
    - Leave a location blank if the product term is not contained in that output's expression.

# truth table/order blank

- 1. PART NO. (DM7575, DM8575, DM7576, DM8576)
- 2. CUSTOMER IDENTIFICATION -
- 3. TOTAL NO. OF UNIQUE PRODUCT TERMS USED (Repeated Terms Count Only Once)
- 4. OUTPUT INVERTER OPTION

FB	F7	F <sub>6</sub>	F <sub>5</sub>	F4	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>

5. MATRIX

PRODUCT							INP	UT I	DAT	Α								οι	JTPL	JT D	ATA			
TERM	114	1 <sub>13</sub>	l <sub>12</sub>	111	I <sub>10</sub>	lg	I <sub>8</sub>	17	16	15	14	13	12	11		F <sub>8</sub>	F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	
1																								Γ
, 2					, -								Γ		Г								7	Τ
3																								T
4																								t
5			-																					t
6			$\vdash$	_						<u> </u>						T -								t
7				-			_			<u> </u>			<b></b> -	_	<del>                                     </del>	1								t
8				_			<del> </del>	<u> </u>	_	$\vdash$	_	-		<b></b> -	_	<b>-</b>					_			t
9							-	-		-		<u> </u>		<u> </u>	<del>                                     </del>	<del> </del>	_	-	_	<del>                                     </del>	<u> </u>	-		t
10	-	_	-		-		├	-	├-	<u> </u>	-				-	$\vdash$			-				-	t
11	Н		$\vdash$		$\vdash$	├		-	-	├		-		<del> </del>	├	├─	-		-		$\vdash$	-		t
12	$\vdash$		-		-		-	-		H-		-		├	-	├—	-	-	-	-	-	-		ł
13	$\vdash$					-	-	_	<u> </u>	-	-	-		-	_	<u> </u>		$\vdash$		-	<u> </u>	-		ł
14	$\vdash$		-	_	-			-	-	-							_	-	-	-	<u> </u>	-		ŀ
			$\vdash$				-		<u> </u>		_		<u> </u>		_	<u> </u>				_		_		ļ
15								L						<u> </u>	<u> </u>					_	-			ļ
16						ļ	<u> </u>				L					<u></u>								1
17	Ш						L							L		Ŀ					L			1
18									L															Ĺ
19																								L
20			1																					l
21																								Γ
22																								Ī
23																								Γ
24																`								
25																								ľ
26						<u> </u>																		t
27								$\vdash$		_				_	-									Ė
28	$\vdash$				_			-		$\vdash$			_	<del> </del>	_		-		-					t
29					-	_	-	-	<del> </del>	-		$\vdash$		-	<u> </u>		_		-	-				H
30	$\vdash$			_	-	<u> </u>	<del> </del>	<del> </del>	-	<del> </del>	-	-			-	-	-	-	-	-	-	$\vdash$		H
31	$\vdash$		$\vdash$		-		<u> </u>	$\vdash$	-	<u> </u>		-		-	-	$\vdash$			-	-	-			H
32	$\vdash$		$\vdash$	_	-		-	-	-	├	<u> </u>	$\vdash$	<b></b>		<del> </del>	-	-		$\vdash$			-		H
33	$\vdash$			<u> </u>	-		├	├	-	<u> </u>		$\vdash$		-	<del> </del>	-	-		-				_	H
34	$\vdash$			_	-	-		┝		-		-		-	-				-			$\vdash$		H
35	$\vdash$			_	$\vdash$	ļ		-	-	-	ļ			<u> </u>	-		_					-		H
	$\vdash$					<u> </u>	<u> </u>	-	<u> </u>			_			<u> </u>	Ŀ		-		-			_4	L
36	$\vdash$	_						_	<u> </u>	_		_			<u> </u>	<u> </u>				-				L
37	$\vdash \vdash$		L_				<u> </u>	L_		<u> </u>	<u> </u>			L_		_								L
38							<u> </u>	_	L		<u> </u>				_									L
39						Ŀ		_				L			L_				ليا					L
40								_		L			·	L	L_									Ĺ
41					Ŀ																			Ĺ
42						1		-																Γ

# truth table/order blank (con't)

RODUCT							INPL	JT D	ATA	١						L		C	UTF	TU'	DAT	Α		
TERM	114	113	112	111	110	l <sub>9</sub>	l <sub>8</sub>	17	16	I <sub>5</sub>	14	13	12	11		F <sub>8</sub>	F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	Γ
43			No.						<u> </u>	<b>-</b>					1					1				t
44			-	-									<u> </u>			1			7	<u> </u>	-	-		t
45			, ,		H	_	-					-	7	-		<u> </u>	-	-		-			-	t
46	-								<u> </u>	-		-	<u> </u>	-		<del> </del>			-	-	-		<u> </u>	t
47			-		Н	-	-			-	_	-	-		-	-	-			-		-	-	H
48				-	Н						<del></del>	<u> </u>		├	-	-	-		-	<u> </u>				╀
49	-			-	-				-				-	-	-	<del> </del>	-	-	<u></u>		_	<u> </u>		╀
	-	-			$\vdash$						<u> </u>		ļ		-	├		-	-	-	ļ	-	-	ł
50	-		-	_	$\vdash$				-	-				-	-	ļ		-	-	<u> </u>	ļ			Ļ
51						-	ļ					-	_	_	-			_		-	_	_		1
52	-							<u> </u>	<u> </u>	ļ	-			<u> </u>		<u> </u>	ļ	<u> </u>	_	<u> </u>	ļ	<u> </u>		Ļ
53									<u> </u>	ļ				_	<u> </u>	<u> </u>		_			<u> </u>	ļ		Ļ
54															<u> </u>				<u> </u>			<u> </u>		L
55	<u> </u>			100					<u> </u>						_					<u>.</u>				L
56		L								<u> </u>	L_					L				<u> </u>		<u> </u>		1
57	L	L								<u></u>		47.				٠.	L	11				<u> </u>		L
58																								Ĺ
ź <b>59</b>										L	L			- , -	L					L	L			L
60				L									L	L			L							ſ
61			200												× .		·							Γ
62													200											Γ
63																								Γ
64			·			1.7			1	100														T
65	-					-																		t
66	1															f								t
67	$\vdash$			-	1		- N	-	<u> </u>				-	-	-			-	<u> </u>	-	_	-	_	t
68	<u> </u>	-	<del> </del>	-		-			-	-	<u> </u>		-	<del>                                     </del>	<del>                                     </del>		-	-		-	-	-	-	t
69	-			-		-			-	<u> </u>	<u> </u>		<u> </u>		<del> </del>	-	-	-	<del>                                     </del>	-		-	-	t
70	$\vdash$		-	-	-	-			-	-			-		-	-		-	<del> </del>	_		-	_	╁
	-	-		-	-			-	-	-	-		-	-	-	-	-	-	-	-				╁
71	-	<u> </u>	-	-	-		<del> </del>	-		-	-			├	-				-	<u> </u>	-	-	_	╁
72 73	<u> </u>	-	-	-	-	,		-	-				-	├		<u> </u>	-	<u> </u>				-	-	╁
	_	-		-		_	-	_		ļ	-	-	-		├-	-	-	<u> </u>	-	-		-		ŀ
74 ′	_	<u> </u>	<u> </u>		$ldsymbol{ldsymbol{ldsymbol{eta}}}$			-	-	<u> </u>			_	_		_	_	_	ļ	<u> </u>	<u> </u>	<u> </u>	-	╀
75	L:	<u> </u>			<u> </u>		L.,		1				ļ	<u> </u>	_					L.	<u> </u>	L		Ł
76	_	<u> </u>		L			13.	_	_		<u> </u>	<u> </u>	<u> </u>	ļ	<u> </u>	<u> </u>								L
77	_	<u> </u>			_			<u> </u>				_			_	_							<u> </u>	ļ
78	<u> </u>	_			Ĺ		<u> </u>		L_			_		<u> </u>	_									Ļ
79	L		<u> </u>	<u> </u>	<u> </u>							L		_	<u> </u>			L		Ľ.				L
80	_	<u> </u>	_		<u> </u>		<u> </u>		_		<u> </u>	_	_	<u> </u>						L				L
81					L	_	15			_		_	L			_		<u></u>		۷.				L
82							120															<u> </u>		L
83																		- 7						L
84							10.00																	L
85																								Ĺ
86	Π																				1.7			ľ
87			1								1,1	1.0												Γ
88																								ſ
89		1.15		1																				Γ
90	1								1															Γ
91	$\vdash$	<u> </u>	H		t	<u> </u>			t	-	$\vdash$	<u> </u>	1										-	t
92	$\vdash$	<del>                                     </del>	<u> </u>	-	$\vdash$	<del> </del>	<del>                                     </del>	-	1		-			-		-		ř-		$\vdash$				t
93	+	<del> </del>	-	<del> </del>	1	-		<del>                                     </del>	-	-	$\vdash$							<u> </u>		<del>                                     </del>			_	t
94	$\vdash$	$\vdash$	-		-	-	ř .	$\vdash$	+-	-	<del> </del>	-	-	-	+-	<del>                                     </del>	-	-				-	<del></del>	t
95	+	$\vdash$	-	-	<del>  -</del>	├	$\vdash$	-	┼	-	<del> </del>	-	-	-	$\vdash$	-		-	-	-	<u> </u>	-		t
95	1 -	1					1		1	L			<u> </u>		<u> </u>					L			<u> </u>	L

# truth table/order blank

1. PART NO. — (DM7575, DM8575, DM7576, DM8576)

# DM75754AA, DM8575AAA, DM7576AAA, DM8576AAA 2. CUSTOMER IDENTIFICATION -

STANDARD PATTERN - HOLLERITH 29 (IBM) TO ASCII

- (Repeated Terms Count Only Once)
- 4. OUTPUT INVERTER OPTION

F <sub>8</sub>	F7	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>
T	T	T	7	7	7	T	T

5. MATRIX

PRODUCT			100	_			INP	UT C	DATA	1							OU	ITPL	T D	ATA			har.
TERM	114	113	112	111	110	lg	18	17	16	15	14	13	12	11	F <sub>8</sub>	F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F4	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	П
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	O	0	7	0	0	0	0	0	Space
2	0	0	0	ī	1	0	0	0	0	0	0	ō	Ö	1	1	0	1	0	ō	ō	ō	1	!
3	0	0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	7	0	0	0	1	0	"
4	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	1	1	#
5	0	0	0	1	0	0	0	0	1	0	0	0	1	0	1	0	/	0	0	1	0	0	\$
6	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0	/	0	0	1	0	1	8
7	Ó	0	0	0	Ó	0	0	0	0	0	Ó	0	0	1	0	0	/	0	0	/	1	0	&
8	ō	0	0	!	0	0	1	0	0	0	0	0	0	0	4	0	1	0	0	1	1	1	
9	ŏ	0	0	/	Õ	0	/	0	0	0	0	0	0	1	1	0	/	0	1	Ö	0	0	H
10	0	0	0	<b>!</b>	0	0	<u>/</u>	9	8	ŏ	0	0	1	ŏ	Ó	0	4	Õ	<u>,</u>	Š	O	1	1
11	Š	ŏ	0	/	ŏ	0	ŏ	4	0	0	0	0		0	o	0	/	Š	-	Š	+	9	+
13	8	0	0	1	0	0	00	00	0	00	00	9	0	0	0	00	/	0	,	0	0	0	H
14	0	0	0	0	0	0	0	0		0		<b>'</b>	$\frac{\circ}{i}$	0	7	0	1	0	7	1	0	7	-
15	0	0	0	7	0	0	0	0	9	0	0	0	0	7	1	0	7	0	1	,	7	0	
16	O	O	0	Ö	0	0	0	0	0	Ö	Ĭ	Ĭ	0	Ö	0	0	7	0	1	1	7	7	7
17	0	0	0	0	0	0	0	0	0	0	0	1	0	Ö	7	0	7	ĭ	0	0	0	0	0
18	0	Ó	0	0	0	0	0	0	0	0	1	Ò	0	0	O	0	7	7	0	0	0	1	1
19	0	0	0	0	0	0	0	0	0	ī	0	0	0	0	0	0	1	1	0	0	1	0	2
20	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	1	1	0	0	1	1	3
21	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	0	1	0	0	4
22	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1	1	0	1	0	1	5
23	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	1	1	0	1	1	0	6
24	0	0	0	0	1	0	0	0	0	0	0	0	0	Ö	0	0	1	1_	0	1	1	1	7
25	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	8
26	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1.	/	0	0	1	9
27	0	0	0		0	0	0	0	0	/	0	0	0	0		0	1	1	1	0	1	0	
28	ŏ	0	0	Ļ	0		0	0	ŏ	0	0	0		0	0	0	1	<u>'</u>	<u>'</u>	0	/	_	- ; ;
30	0	0	0	<u>'</u>	0	0	0	4	0	0	0	0	0	1	Ž	0	+4	!	1	1	Š	0	<u> </u>
31	00	Š	00	-	00	1	00	00	00	00	00	0	00	00	0	0	4	-	<u>'</u>	1	0	-0	$\overline{}$
32	0	00	0	-	7	0	0	0	0	0	0	1	0	0	0	0	/	<u>'</u>	,	1	1	7	?
33	0	0	0	<i>†</i>	0	0	0	7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	@
34	O	0	0	0	0	0	0	Ö	0	0	7	0	0	7	7	1	0	0	0	0	0	1	Ă
35	0	0	0	0	0	0	0	0	0	ĭ	0	0	0	,	7	<u>;</u>	0	0	0	0	7	ò	В
36	0	0	0	0	0	0	0	0	7	Ö	0	0	0	7	0	7	0	0	0	0	7	7	c
37	0	0	0	0	0	0	0	7	0	0	0	0	0	1	1	7	0	0	0	1	0	Ò	D
38	0	0	0	0	0	0	1	0	0	0	0	0	0	1	Ö	1	0	0	0	1	0	1	E
39	0	0	0	0	0	Ī	0	0	0	0	0	0	0	1	0	1	0	0	0	1	1	0	F
40	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1	0	0	0		1	1	G
41	0	0	0	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	1	0	0	0	Н
42	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0	1	1
ZONES			9	8	7	6	5	4	3	2	ı	0	11	12	odd Par	b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	bз	b <sub>2</sub>	b <sub>1</sub>	ASCII BITS

# truth table/order blank (con't)

PRODUCT	Ė		<del></del>			-	INPL	JT D	ATA	٠.					Т		+	C	UTF	UTI	DAT	Α		-
TERM	114	113	112	111	I <sub>10</sub>	lg	18	17	16	l <sub>5</sub>	14	l <sub>3</sub>	12	11		Fa	F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	0
43	_	_		_	_					_	-	_	-2	-	-	-	<del>,</del>	-	_	,	_	-	<u> </u>	1"
	0	0	Ó	9	0	0	Ó	0	0	0	<u></u>	0	-	0		의	-	0	0	+	0	1	0	ŀ
44	0	0	Ö	0	0	0	0	0	0		0	0	<u>/</u>	0		4	_	0	0	4	0	/	1	Ľ
45	0	0	0	0	0	0	0	0	/	0	0	0	/	0		0		0	0	/		0	0	L
46	0	0	0	0	0	0	0	1	0	0	0	0	/	0		4	1	0	0	1	/	0	1	11
47	0	0	0	O	0	0	1	0	0	0	٥	0	/	0		1	1	0	0	1	1	1	0	1
48	0	0	0	0	0	/	0	0	0	0	0	0	1	0		0		0	0	7	/	/	1	L
49	0	0	0	0	1	0	0	0	0	0	0	0	1	0		1	1	0	1	0	0	0	0	
50	0	0	0	1	0	0	0	0	0	0	0	0	1	0		0	1	0	1	0	0	0	1	
51	0	0	1	0	0	0	0	0	0	0	0	0	1	0		0	1	0	1	0	0	1	0	П
52	0	0	0	0	0	0	0	0	0	1	0	1	0	0		1	1	0	1	0	0	1	1	T
53	0	0	0	0	0	0	O	0	1	0	0	1	0	0		0	7	0	1	0	1	0	0	Τ
54	0	0	0	0	0	0	0	1	0	0	0	1	0	0		7	1	0	1	0	1	0	1	
55	0	0	0	0	0	0	1	0	0	0	0	1	0	0		7	1	0	1	0	1	1	0	1
56	0	0	0	0	0	1	Ö	0	0	0	0	,	0	0		0	1	0	1	O	7	1	7	T
57	O	0	0	0	7	0	0	0	0	0	0	1	O	0		0	7	0	1	7	0	0	0	1
58	Ó	0	8	7	0	0	ŏ	ŏ	ŏ	Ö	0	1	0	0		7	<del>'</del>	0	,	1	0	0	7	F
59	0	ŏ	7	0	Ö	o	0	ŏ	0	0	0	,	0	0		1	+	0	,	-	0	7	0	t
60	0	0	0	7	0	0	0	0	0	7	0	6	0	1		6	1	0	1	+	-	,	7	t
61	-			,					_	<u> </u>	-	-				-			<b>'</b>	<i>'</i>	?	<u> </u>	6	k
62	Š	0	0	,	0	0	0	0	0	4	0	<u> </u>	0	0		4	<u>.</u>	0	-	·,	,	0	1	H
63	0	0	0	/	0	S	0	0	0	1	9	0	4	ŏ		9	<u> </u>		1	-	•	0	<u> </u>	H
	0	0	0	'	<u>'</u>	0	0	0	0	0	0	0		0		9		0	1	<u>'</u> .	<u>'</u>	1	0	ľ
64	Ŏ	0	0	1	0	Š	1	0	0	0	0	1	0	0		4	<u>.</u>	0	<u></u>	4	Ť	1	1	ŀ
65	ō	0	0	/	0	0	0	0	0	0	<u> </u>	0	0	0		4		1	0	0	0	0	0	╀
66	0	Ò	0	0	0	0	0	0	0	0	$\perp$	/	٥	1		0		/	0	Ó	0	0	L	L
67	0	Ó	0	0	0	0	0	0	0	Ļ	0	1	0	/		0		1	0	0	0	/	0	L
68	0	0	0	0	0	0	0	0	1	0	0	1	٥	/		1	1	1	0	0	0	1	1	L
69	0	0	0	0	0	0	0	$\perp$	0	0	0	1	0	1		0	_	1	0	0	/	0	0	L
70	0	0	0	0	0	0	1	0	0	0	0	1	0	1		1	1	1	0	0	1	0	1	L
71	0	0	0	0	0	1	0	0	0	0	0	1	0	1		1		1	0	0	1	1	0	L
72	0	0	0	0	1	0	0	0	0	0	0	1	0	1		0	1	1	0	0	1	1	1	L
73	0	0	0	/	0	0	0	0	0	0	0	1	0			0	1	1	0	/	0	0	0	
74	0	0	-	0	0	0	0	0	0	0	0	./	0	1		1	1	1	0	1	0	0	1	L
75	0	0	0	0	0	0	0	0	0	0	1	0	1	1		1	1	/	0	1	0	1	0	Γ
76	0	0	0	0	0	0	0	0	0	1	0	0	1	1		0	1	1	0	1	0	1	1	Γ
77	0	0	0	0	0	0	0	0	1	0	0	0	1	1		7	1	1	0	.1	1	0	0	Γ
78	0	0	0	0	0	0	0	1	0	0	0	0	1	1		0	1	7	0	1	1	0	1	Г
79	0	0	0	0	0	0	1	0	0	0	0	0	,	,		0	1	1	0	1	1	7	0	
80	0	0	0	0	0	1	0	0	0	0	0	0	1	1		7	1	1	0	7	1	1	1	T
81	0	0	0	0	1	0	0	0	0	0	0	0	1	1		0	7	1	1	0	0	0	0	Γ
82	0	0	0	1	0	0	0	0	0	0	0	0	1	1		7	1	1	1	0	0	0	1	T
83	0	0	1	0	0	ō	O	0	0	0	0	0	1	,		7	1	7	1	0	0	1	0	T
84	0	0	0	0	0	0	0	0	o	Ĭ	0	1	1	0		0	·	1	1	0	0	1	1	1
85	0	0	0	0	0	0	0	0	ĭ	0	0	1	1	0		7	+	1	7	Ö	1	0	ò	1
86	0	0	0	0	0	0	0	7	0	6	0	1	1	0		6	<del>,</del>	,	1	0	<i>'</i>	0	7	t
87	0	0	0	-	_	_	17	0	0	_	0	1	,	0		0	士	,	,	0	,	7	6	١.
88	0	0	0	0	0	1	6	0		0		1	1	-		. 1	1	1	1	0	1	1	7	1
89	_		0	7		<del>-</del>			0	0	0	1	_	0		<del>/</del>			1		0	-	0	+
90	15			0	1	0	0	0	0	0	5	1	/	0		싔	<u>/</u>	<b>!</b>	1	4	_	5	1	+-
	10	0	9	4	0	0	0	0	0	0	0	1	1	0		의	<u>,                                     </u>	′.	1	<b>!</b>	0	0	4	H
91	10	2	4	5	0	0	0	0	0	0	0	4	4	ò		의		1	1	4	Š	1	0	H
92	0	ō	_	0	0	0			0	0	0	1	0	1		1		/	1	4	0	1	1	H
93	0	0	0	0	0	0	0	_	0	0	0	0	1	1		0	Ļ	1	/	1	1	0	0	L
94	0	0	0	0	0		0	0	0	0	0	1	1	0		1	1	1	1	1	1	0	1	L
95	0	0	0	0	0	0	0	0	0	0	1	1	1	0		1		1	1	1	/	1	0	Ľ
	0	0	1	0	1	0	0	0	0	0	0	0	0	1		0	1	1	1	1	1	1	1	P
96 CARD	-			_					3							200								AS



# DM7597/DM8597 TRI-STATE<sup>®</sup>1024-bit read only memory

#### general description


The DM7597/DM8597 is a custom-programmed read-only memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs. Two overriding memory enable inputs are provided, which when mask-programmed in one of three options described will cause all four outputs to either read the normal memory contents or go to the "high impedance" state. In this state both the upper and lower output transistors are turned off. The outputs may therefore be paralleled to increase word

capacity; since in the high-impedance state they present only a minimal load to the active output.

#### features

- Pin compatible with SN54187/SN74187
- 35 ns typical delay from address to output
- Can be expanded to 32,768 4-bit words by simple paralleling of outputs
- Programmable memory enable inputs

## logic diagram



#### connection diagram

#### truth table

Dual-In-Line Package

сс  16	15	14	13	12	11	110	
- 1		MEMOI	RY		UTPUTS		
	BINARY ELECT G	ENABI	BINARY SET			TPUT Y4	
		ENABI				17FUT Y4	

TABLE of Programmable Memory Enable Options

I	OPTION	ME1	ME2	OUTPUTS
I	- 1	0	0	Normal
1		1	· x	HIGH Impedance
١		х	1 .	HIGH Impedance
I	2	1	1	Normal
ı		0	×	HIGH Impedance
ı		×	0.	HIGH Impedance
1	3	1	0	Normal
ı		×	1	HIGH Impedance
		0	×	HIGH Impedance

X = don't care

TOP VIEW

Order Number DM7597J or DM8597J See Package 10 Order Number DM8597N See Package 15

## absolute maximum ratings (Note 1)

 Supply Voltage
 7V

 Input Voltage
 5.5V

 Output Voltage
 5.5V

 Operating Temperature Range
 DM7597
 -55°C to +125°C

 DM8597
 0°C to +70°C
 C to +70°C

 Storage Temperature Range
 -65°C to +150°C

 Lead Temperature (Soldering, 10 sec)
 300°C

#### electrical characteristics (Note 2)

PARAMETER	· .		CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	DM7597 DM8597	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V		2.0			٧
Logical "0" Input Voltage	DM7597 DM8597	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$				0.8	V
Logical "1" Output Voltage	DM7597 DM8597	$V_{CC} = 4.5V$ $V_{CC} = 4.75V$	$I_O = -2 \text{ mA}$ $I_O = -5.2 \text{ mA}$	2.4			v
Logical "0" Output Voltage	DM7597 DM8597	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	I <sub>O</sub> = 16 mA			0.4	v
Third State Output Current	DM7597 DM8597	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V <sub>O</sub> = 2.4V V <sub>O</sub> = 0.4V			40 -40	μΑ μΑ
Logical "1" Input Current	DM7597 DM8597	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	VIN = 2.4V			40	μΑ
	DM7597 DM8597	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>IN</sub> = 5.5V			1.0	mA
Logical "0" Input Current	DM7597 DM8597	V <sub>CC</sub> = 5.5V V <sub>CC</sub> = 5.25V	V <sub>IN</sub> = 0.4V			-1.0	mA
 Output Short Circuit Current (Note 3)	DM7597 DM8597	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	V <sub>O</sub> = 0.0V	-20		-70	mA
 Supply Current	DM7597 DM8597	$V_{CC} = 5.5V$ $V_{CC} = 5.25V$	All Inputs at GND		75	110	mA
Input Clamp Voltage	DM7597 DM8597	V <sub>CC</sub> = 4.5V V <sub>CC</sub> = 4.75V	I <sub>IN</sub> = -12 mA			-1.5	V
Propagation Delay to a Logical Address to Output, t <sub>pd0</sub>	"0" from	V <sub>CC</sub> = 5.0V T <sub>A</sub> = 25°C			39	60	ns
Propagation Delay to a Logical Address to Output, t <sub>pd1</sub>	"1" from	V <sub>CC</sub> = 5.0V T <sub>A</sub> = 25°C			31	60	ns
Delay from Enable to High Imp State (from Logical "1" Level)		V <sub>CC</sub> = 5.0V T <sub>A</sub> = 25°C			13	30	ns
Delay from Enable to High Imp State (from Logical "O" Level)		V <sub>CC</sub> = 5.0V T <sub>A</sub> = 25°C			16	30	ns
Delay from Enable to Logical " (from High Impedance State), 1		V <sub>CC</sub> = 5.0V T <sub>A</sub> = 25°C			18	30	ns
Delay from Enable to Logical '(from High Impedance State),		V <sub>CC</sub> = 5.0V T <sub>A</sub> = 25°C		1.00	20	30	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}C$  to  $+125^{\circ}C$  temperature range for the DM7597 and across the  $0^{\circ}C$  to  $70^{\circ}C$  range for the DM8597. All typicals are given for  $V_{CC}$  = 5.0V and  $T_{A}$  =  $25^{\circ}C$ .

Note 3: Only one output at a time should be shorted.

#### ordering instructions

Programming instructions for the DM7597 or DM8597 are solicited in the form of a sequenced deck of 32 standard 80-column data cards providing the information requested under data card format, accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete truth table of the requested part. This truth table, showing output conditions for each of the 256 words, will be forwarded to the purchaser as verification of the input data as interpreted by the computer-automated design (CAD) program. This single run also generates mask and test program data; therefore, verification of the truth table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the eight words specified and describes the conditions at the four outputs for each of the eight words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

## supplementary ordering data

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number.

#### data card format

#### Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-248) for the first set of outputs described on the card.
  - 4 Punch a "-" (Minus sign)
- 5- 7 Punch a right-justified integer representing the binary input address (007-255) for the last set of outputs described on the card.
- 8-9 Blank

- 10-13 Punch "H", "L", or "X" for bits four, three, two, and one (outputs Y4, Y3, Y2, and Y1 in that order) for the first set of outputs specified on the card. H = high-level output, L = low-level output, X = output irrelevant.
  - 14 Blank
- 15-18 Punch "H", "L", or "X" for the second set of outputs.
  - 19 Blank
- 20-23 Punch "H", "L", or "X" for the third set of outputs.
  - 24 Blank
- 25-28 Punch "H", "L", or "X" for the fourth set of outputs.
  - 29 Blank
- 30-33 Punch "H", "L", or "X" for the fifth set of outputs.
  - 34 Blank
- 35-38 Punch "H", "L", or "X" for the sixth set of outputs.
  - 39 Blank
- 40-43 Punch "H", "L", or "X" for the seventh set of outputs.
  - 44 Blank
- 45-48 Punch "H", "L", or "X" for the eighth set of outputs.
  - 49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
  - 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
  - 56 Blank
- 57-58 Punch the last two digits of the current year.
  - 59 Blank
- 60-61 Punch "DM"
- 62-65 Punch 7597 or 8597
- 66-70 Blank
- 71 Punch 1, 2, or 3 for memory enable option desired (assumed 1 if not punched).

# DM7598/DM8598 TRI-STATE® 256-bit read only memory

## general description

The DM7598/DM8598 is a customer programmed 256-bit read only memory, organized as 32 8-bit words. A 5-bit input code selects the appropriate word which then appears on the eight outputs. An enable input overrides the select inputs and blanks all outputs.

Although the DM7598/DM8598 can have its outputs tied together for word-expansion, the outputs are not open-collector, but rather the familiar totem-pole output with the capability of being placed in a "third-state." This unique TRI-STATE concept allows outputs to be tied together and then connected to a common bus line. Normal TTL outputs cannot be connected due to the low-impedance logical "1" output current which one device would have to sink from the other. If, however, on all but one of the connected devices both the upper and lower output transistors are turned "OFF," then the one remaining device in the normal low impedance state will have to supply to or sink from the other devices only a small amount of leakage current. This is exactly what occurs on the DM7598/DM8598.

A typical system connection demonstrating expansion to greater numbers of words is shown in *Figure 1*. While it is true that in a TTL system open-collector gates could be used to perform the logic function of these three-state elements, neither waveform integrity nor optimum

speed would be achieved. The low output impedance of the DM7598/DM8598 provides good capacitance drive capability and rapid transition from the logical "0" to logical "1" level thus assuring both speed and waveform integrity.


It is possible to connect as many as 128 DM8598s to a common bus line and still have adequate drive capability to allow fan-out from the bus. The example shown in Figure 2 indicates how this guarantee can be made under worst-case conditions.


Figure 3 indicates how multiple packages can be used to increase word length.

#### features

- Pin compatible with SN5488/SN7488
- Organized as 32 8-bit words
- Full internal decoding
- 26 ns typical access time
- 350 mW typical power dissipation
- Input clamp diodes
- Designed for bus-organized systems

#### logic and connection diagrams





Order Number DM7598J or DM8598J See Package 10 Order Number DM8598N See Package 15

7

absolute maximum ratio	ngs (Note 1)	operating con	ditions		
			MIN	MAX	UNITS
Supply Voltage	7V	Supply Voltage, V <sub>CC</sub>			
Input Voltage	5.5V	DM7598	4.5	5.5	V
Output Voltage	5.5V	DM8598	4.75	5.25	V
Operating Temperature Range					
DM7598	-55°C to +125°C	Temperature, T <sub>A</sub>			
DM8598	0°C to +70°C <sup>1</sup>	DM7598	<del></del> 55	+125	°C
Storage Temperature Range	-65°C to +150°C	DM8598	0	+70	°C
Lead Temperature (Soldering, 10 seconds)	300°C				

#### electrical characteristics (Note 2)

SYMBOL	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
VIH	Logical "1" Input Voltage	V <sub>CC</sub> = Min		2.0			V
VIL	Logical "0" Input Voltage	V <sub>CC</sub> = Min				0.8	V
V <sub>OH</sub>	Logical "1" Output Voltage	V <sub>CC</sub> = Min	I <sub>O.</sub> = -2 mA, DM7598	2.4			V
	the second	ACC - MIIII	I <sub>O</sub> = -5.2 mA, DM8598	2.4			
V <sub>OL</sub>	Logical "0" Output Voltage	V <sub>CÇ</sub> = Min,	I <sub>O</sub> = 12 mA			0.4	V
loz	TRI-STATE Output Current	V <sub>CC</sub> = Max	V <sub>O</sub> = 2.4V V <sub>O</sub> = 0.4V			40	μΑ
		ACC - Max	V <sub>O</sub> = 0.4V			-40	] "^
l <sub>H</sub>	Logical "1" Input Current	V <sub>CC</sub> = Max	V <sub>IN</sub> = 2.4V			25	μΑ
		V <sub>CC</sub> - IVIAX	V <sub>IN</sub> = 5.5V			1	mA .
l <sub>IL</sub>	Logical "0" Input Current	V <sub>CC</sub> = Max,	V <sub>IN</sub> = 0.4V			-1.0	. mA
los	Output Short Circuit Current	V <sub>CC</sub> = Max,	V <sub>O</sub> = 0V, (Note 3)	-20		-70	mA
Icc	Supply Current	V <sub>CC</sub> = Max,	Inputs Grounded		70	99	mA
V <sub>IC</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min,	I <sub>IN</sub> = -12 mA			-1.5	V

# switching characteristics (Note 2)

		PARAMETER	TEST		DM7598			DM8598		
SYMBOL	PARAMETER	CONDITIONS	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
t <sub>PLH</sub>	Propagation Delay Time, Low to High Level Output	Access Time from Address			23	65		23	50	ns
t <sub>PHL</sub>	Propagation Delay Time, High to Low Level Output	Access Time from Address	C <sub>L</sub> = 50 pF,		29	65		29	50	ns
<sup>t</sup> ZH	Output Enable Time to High Level	Access Times from Memory Enable	R <sub>L</sub> = 400Ω		16	40		16	30	ns •
t <sub>ZL</sub>	Output Enable Time to Low Level	Access Times from Memory Enable			20	40		20	30	ns
t <sub>HZ</sub>	Output Disable Time from High Level	Disable Times from Memory Enable	C <sub>L</sub> = 5.0 pF,		10	30		10	20	ns
tLZ	Output Disable Time from Low Level	Disable Times from Memory Enable	R <sub>L</sub> = 400Ω	-	22	45		22	40	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DM7598 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DM8598. All typicals are given for  $V_{CC} = 5.0V$ , and  $T_{A} = 25^{\circ}$ C.

Note 3: Only one output at a time should be shorted.

# typical applications





FIGURE 1. Expansion to Larger Word Capacity






FIGURE 3.

FIGURE 2.

# truth table/order blank

A special pattern has been generated for the DM7598/DM8598. The AA pattern provides a sine table. The 5-bit input code linearly divides  $90^\circ$  into 32 equal segments. Each 8-bit output is therefore the sine of the angle applied.

EXAMPLE: Input 11010 means 26/32 of  $90^{\circ}$ , or about  $73^{\circ}$ . The corresponding output 1110100 indicates (1/2 + 1/4 + 1/8 + 1/16 + 1/64) or about 0.95, which is close to the sine of  $73^{\circ}$ . Rounding-off has not been employed, since without rounding-off it is possible to extend the accuracy with additional ROMs.

				INPUT	s		l			OUT	UTS			
WORD		BINA	RY SE	LECT		ENABLE								
	E	Ď	С	В	Α	ME	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
0	0	0	0	0	0	0	- 0	.0	0	0	0	0	0	0
1	0	0	0	0	- 1	0	0	0	0	0	1.	1	0	. 0
2	0	.0	0	1	. 0	0	0	0	0	1	1	0	0	1
3	0	0	0	1	1	0	. 0	0	1	0	0	1	0	1
4	0	0	1	0	0	0	. 0	0	1	1	0	0	0	.1
5	0	0	1	0	1	0	0	0	1	1	1	1	1	0
6	0	0	1	1	0	0	. 0	1	0	0	1	0	1	0
7	. 0	0	- 1	1	1	0	0_	1	0	1	0	1	1	0
8	0	1	0	0	0	0	0	1	1	0	0	0	0	1
9	0	1	0	. 0	1	0	0	1 :	1	0	1	. 1	0	1.
10	0	1	0	1	.0	0 -	0	1	- 1	- 1	1	0	0	0
11	0	1	0	1	1	0	- 1	0	0	0	0	0	1	1
12	0	1	1	0	0	0	1	0	0	0	1	1	1	0
13	0	1	. 1	0	1	0	1	0	0	1	1	0	0	0
14	0	1	1	.1	0	0	1	0	1	0	0	0	- 1	0
15	0	1	1	1	1	0	-1	0	1	. 0	1	0	1	1
16	1	0	0	0	. 0	0	1	0	1	- 1	0	1	. 0	1.
17	1	0	0	0	1	0	1	0	1	1	1 .	1	0	1
18	1	0	0	1	. 0	0	1	1	0	0 -	0	1	0	1
19	1	0	0	1	1	0	1	1	0	0	.1	1	0	1
20	- 1	O	1	0	0	0	1	1	0	1	0	1	: 0	0
21	1	0	1	. 0	1	0 +	1	1	0	1	1	0	1	- 1
22	1	0	1	1	0	0	1	- 1	- 1	0	0	0	0 .	1
23	1	0	1	1	1	0	1	1	1	0	0	1	1	- 1
24	1	1	0	0	0	0	1	. 1	1	0	1	1 .	0 ′	0
25	1	1	0	. 0	1	0	1	1	1	1	0	0	0	1
26	1	1	0	1	0	0	1	1	T	1	0	1	0	0
27	1	1	0	1	1	. 0	1_	1	1	1	1	0	0	0
28	1	1	1	.0	0	0	1	1	1	1	1	0	1	1
29	1	1	1	0	1	0	1	1	1	1	1	1	0	1
30	. 1	1	1	1	0	0	1	1	1	1	1	1	1	0
31	1	1	1	1	1	0	1	1	1	1	1	1	1	1
All	х	х	×	х	х	1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z

X = Don't Care

The output levels are not shown on the truth table since the customer specifies the output condition he desires at each of the eight outputs for each of the 32 words (256 bits). The customer does this by filling out the Truth Table on this data sheet, and sending it in with his purchase order.


		INPUTS								оит	PUTS			
WORD	Ī.	BINA	RY SE	LECT		ENABLE	Ī.							
	Е	D	C.	В	Α	ME	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
0	0 -	0	0	0	0	0								
1	0	.0	0	0	1	0								
2	0	0	0	1	0	0								
· 3	0	0	. 0	1	1	0								
4	0	0	1 .	0	0	0	l							
5	0	0	1	0	1	0								
- 6	0	0	1	1	0	0								
7	0	0	1	1	1	0								
8	0	, 1	0	0	0 .	0		·						
9	0	1	0	0	1	0								
10	0	1	0	1	0	. 0						1		
11	0	1	0	1	1	. 0								
12	0	1,	1.	0	0	0					1			
13	-0	1	1.	0	1	0								
14	.0	1	1	1	9 .	0								
15	0	1	1	1	1	0								
16	1	0	0	0	0	0								
17	1	0	0	0	1	0								
-18	1	0	0	1	0	0		1		-				
19	1	. 0	0	1	1	0								
20	1	0.	1	0	0	0								
21	1.	0	1	0	1.	0	1							
22	1	0	1	1	0	0.								
23	1	0	-1-	1	1	0								
24 .	1 "	. 1	0	0	0	0			T		T .	T-		
25	1	1	0	0	1	0								
26	1	1	0	1	0.	0								
27	1	1	0 .	1	1	0						T T		
28	1	-1	11	0	0	0								
29	1	1	1	0	1	0						1		
30	1	1	1	1	0	0				T				
31	1	1	1	1	1	0								
All	×	х	х	х	x	1	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z


X = Don't Care


Notice: This sheet must be completed and signed by an authorized representative of the customer's company before an order can be entered.

To be used by National only	Authorized Repr	esentative	Date
Part Number S.O. Number	Company		
Date Received	Desired Part	□ DM7598	□ DM8598


#### typical performance characteristics








#### ac test circuit and switching time waveforms





# ordering instructions

Programming instructions for the DM7598/DM8598 are solicited in the form of a sequenced deck of 32 standard 80-column data cards providing the information requested under "data card format," accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete function table of the requested part. This function table, showing output conditions for each of the 32 words, will be forwarded to the purchaser as verification of the input data as

interpreted by the computer-automated design (CAD) program. This single run also generates mask and test program data; therefore, verification of the function table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the word specified and describes the levels at the eight outputs for that word. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

#### ordering instructions (con't)

#### SUPPLEMENTARY ORDERING DATA

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number

The following information will be furnished to the customer:

- a) National's part number
- b) National's sales order number
- c) Date received

#### DATA CARD FORMAT

Col. 1–2: Punch a right-justified integer representing the positive-logic binary input address (00–31) for the word described on the card.

- Col 3-4: Blank
- Col. 5: Punch "H" or "L" for output Y8. H = high-voltage level output, L = low-voltage level output.
- Col. 6-9: Blank
- Col. 10: Punch "H" or "L" for output Y7.
- Col. 11-14: Blank
- Col. 15: Punch "H" or "L" for output Y6.
- Col. 16-19: Blank
- Col. 20: Punch "H" or "L" for output Y5.
- Col. 21-24: Blank
- Col. 25: Punch "H" or "L" for output Y4.

- Col. 26-29: Blank
- Col. 30: Punch "H" or "L" for output Y3.
- Col. 31-34: Blank
- Col. 35: Punch "H" or "L" for output Y2.
- Col. 36-39: Blank
- Col. 40: Punch "H" or "L" for output Y1.
- Col. 41-49: Blank

Col. 50-51: Punch a right-justified integer representing the current calendar day of the month.

- Col. 52: Blank
- Col. 53-55: Punch an alphabetic abbreviation representing the current month.
- Col. 56: Blank

Col. 57-58: Punch the last two digits of the current year.

- Col. 59: Blank
- Col. 60-61: Punch "DM,"
- Col. 62-66: Punch "7598" or "8598."
- Col. 67-68: Blank
- Col. 69-80: These columns may be used for any customer information or identification.

# DM8678 bipolar character generator general description

The DM8678 is a 64-character bipolar character generator with serial output designed primarily for the CRT display marketplace, and packaged in a standard 16-pin DIP. The DM8678 incorporates several CRT system level functions, as well as a 7 x 9 or 5 x 7 row scan character font. The DM8678 performs the system functions of parallel to serial shifting, character address latching, character spacing and character line spacing. These system functions have required extra packages in the

Shifted characters can be generated by the on-chip subtractor.

The clear input and the load enable input are active low. Load enable is synchronous with the dot clock. Both the line clock and the dot clock are positive edgetriggered. When the address latch control signal is high, **Bipolar ROMs** 


the character addresses "fall through" the latch. And when the address latch control signal goes low, the character addresses are latched.

#### features


- 64-character-row scan
- 5 x 7 or 7 x 9 font
- Shifted lower case descending characters
- Serial output
- 16-pin package
- 20 MHz clock rate
- On-chip input latches
- On-chip shift register
- On-chip dot blanking
- On-chip row blanking
- TRI-STATE® output

		ROW SCAN	7 x 9	5 x 7	FONT	PACKAGE
	DM8678BWF	Х	×		Upper Case Block Letters	N, J
	DM8678CAE	Х	Х		Shifted Lower Case Block	N, J
Ī	DM8678CAB	X		Х	Upper Case Block Letters	N, J
Ī	DM8678CAH	X		Х	Shifted Lower Case Block	N, J
-	DM8678CAD	X	Х		Kata Kana	N, J
I	DM8678BTK	X	Х		Upper Case Script Letters	N, J
	DM8678CAS	X	Х		IBM 3741 Selectric	N, J


# block diagram



# connection diagram



# logic symbol



absolute maximum ratin	gs (Note 1)	operating conditions	S			
			MIN	MAX	UNITS	
Supply Voltage	-0.5V to +7V	Supply Voltage (V <sub>CC</sub> )	4.75	5.25	٧	
Input Voltage	-1.5V to +5.5V	Ambient Temperature (TA)	0	+70	°C	
Output Voltage Storage Temperature	-0.5V to +5.5V -65°C to +150°C	Logical "0" Input Voltage (Low)	0	8.0	V	
Lead Temperature (Soldering, 10 seconds)	300°C	Logical "1" Input Voltage (High)	2.0	5.5	., <b>V</b>	

# dc electrical characteristics (Note 2)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
IJĽ	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-0.8	-1.6	mA
ιцн	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.4V			40	μΑ
ų	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1	mA
VOL	Low Level Output Voltage	VCC = Min, IOL = 16 mA		0.35	0.45	V
VIL	Low Level Input Voltage	V <sub>CC</sub> = Min			0.80	V
VIH	High Level Input Voltage	V <sub>CC</sub> = Min	2.0			V
, Vc	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -12 mA		-0.8	-1.5	V
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0		pF
co	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0	·	pF
Icc	Power Supply Current	V <sub>CC</sub> = Max, All Inputs Grounded, All Outputs Open		115	145	mA
TRI-ST	TATE PARAMETERS					
Isc	Output Short-Circuit Current	VO = 0V, VCC = Max	-15		-50	mA
lHZ	Output Leakage	$V_{CC} = Max$ , $V_{O} = 0.45$ to 2.4V, Chip Disabled	1		±40	μΑ
Voн	Output Voltage High	I <sub>OH</sub> = -2 mA	2.4	3.2		V

# ac electrical characteristics (With standard load) (Note 2)

-	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
1.0	Access Time					
$T_{DO}$	Dot Clock to Output			35	55	ns
$T_{EA}$	Output Enable		İ	20	45	ns.
TER	Output Disable			20	45	ns
	Set-Up Time					
T <sub>S1</sub>	Load to Dot Clock		40	25		ns
T <sub>S2</sub>	Address to Load		350	200		ns
T <sub>S3</sub>	Clear to Load	See Switching Time Waveforms	350			ns
T <sub>S4</sub>	Control to Line Clock	See Switching Time waveforms	40			ns
T <sub>S5</sub>	Line Clock to Load	·	950			ns
T <sub>S6</sub>	Address to Address Latch		40			ns
	Hold Time					
TH1	Load from Dot Clock		0			ns
T <sub>H2</sub>	Address from Load		0			ns
T <sub>H3</sub>	Control from Line Clock		100			ns
T <sub>H4</sub>	Address from Address Latch		40			ns


#### ac electrical characteristics (Continued) (With standard load) (Note 2)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Minimum Pulse Width					
T <sub>W1</sub>	Line Clock		40	1	1.1	ns
Tw2	Clear		40	1		ns
Tw3	Dot Clock	See Switching Time Waveforms	30			ns
T <sub>W4</sub>	Load		60			ns
T <sub>W5</sub>	Address Latch		40			ns
<sup>f</sup> MAX	Maximum Clock Frequency		16	20		MHz

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.


Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

#### standard test load



- Input waveforms are supplied by a pulse generator having the following characteristics: PRR = 1 MHz, ZOUT = 50  $\Omega$ ,  $t_r < 5$  ns and  $t_f < 5$  ns (between 1.0V and 2.0V).
- T<sub>DO</sub> is measured with output enable at a steady low level.

## switching time waveforms



## truth tables

### a) Address Latch

ADDRESS LATCH CONTROL	FUNCTION PERFORMED
0	Latched
1	Fall Through

### b) Output

STATE OF THE OUTPUT
Output Hi-Z Data Out

### c) 4-Bit Line Counter

CLOCK CONTROL	LINE CLOCK	CLEAR	LINE COUNTER
H		H	Increment line counter
X	· X	L	Asynchronous clear
		<u> </u>	resets counter
L	X	н	Clock inhibited
н	~_	н	No change on high-to-
			low clock edge

X = Don't care

## definitions

A1-A6: Character address. A 6-bit code which selects 1 of the 64 characters in the font.

Clear: Active low clear for mod 16 row counter, (can be used to truncate mod 16 counter).

Line Clock: Clock that advances the line counter. Advances counter on the low-to-high transition.

Clock Control: Enables line clock when high and disables line clock when low.

Load Enable: Active low load command which routes data from the character ROM to the "D" inputs of the 7-bit shift register.

**Dot Clock:** A low-to-high transition of the dot clock loads the shift register if load enable is low or shifts data if load enable is high.

Output Enable: An active low output enable. When high the output is in the Hi-Z state.

Output: A TTL TRI-STATE output buffer.

## functional description

To select a character, a 6-bit binary word must be present at the address inputs A1-A6 when the address latch control is high. This address can be latched by bringing the address latch control signal low after a 40 ns set-up time. When the clear input receives a low pulse, the counter is reset to zero. The shift register can be loaded (Ts2 ns) after the character is addressed. Data, representing one horizontal line of the addressed character, is available at the output when the load enable input is brought low. As shown in Figure 1, valid data arrives serially at the output. Dot clock pulses beyond that required to shift out one line of the character will add lows to the end of character. This provides a horizontal spacing between characters.

Figure 2 shows how the counter sequences through the rows of addressed lines with the application of clock


pulses at the line clock input. Any additional line clocks beyond that required to display the character will put a vertical space between characters. This spacing can be truncated by bringing the clear input low. Detailed system application infomation is contained in application note AN-167 available from National.

A two character display example is shown in Figure 3 and a typical system timing waveform is shown in Figure 4.

A chip select input is provided for expansion of the character font. The various standard fonts are shown in *Figures 5, 6, 7, 8, 9 and 10.* 

Character Cycle — ROM data corresponding to one line of characters is loaded into the shift register TS2 after the ROM is addressed. When load enable goes low, ROM data is allowed to be present at the D input of the shift register via the MUX. The first bit of the ROM data is transferred to the output at the next low-to-high transition of the dot clock. After load enable goes back high, the second to seventh clock pulses shift out the rest of the selected row of the addressed character. Additional clock pulses will shift out low data used for spacing.

Line Cycle — The line counter is a mod 16 counter. A low-to-high transition of the line clock advances the line counter to the next count. If, for any reason, the counts need to be truncated, a low signal at the clear input resets the counter to zero. The clock control may be used as a line clock disable. A high signal at the line clock control terminal enables the counter and a low signal disables the line clock.



Note. Output goes and stays low following the leading edge of the eighth Dot-Clock pulse until Load enable is enabled again and new parallel data is loaded into the shift register.

FIGURE 1. Character Cycle




FIGURE 2. Line Cycle







FIGURE 3. Example of Two Characters Display Timing



\*Shown here for operation with dynamic memory. For static memory operation the address latch control would be tied high and the character addresses would be stable between each address change occurring 350 ns before the high-to-low transition of Load enable.

FIGURE 4. Typical System Timing Waveform




FIGURE 5. DM8678BWF

A3 A2 A1								
	000	001	010	011	100	101	118	111
A6 A5 A4								
000								
001								
010								
011								
100								
101								
110								
111								

Shifted characters (see Figure 12)

FIGURE 6. DM8678CAE

Note. A "filled in" dot represents a high memory output.

42 42				·				
A5 A5 A4	000	001	810	011	180	101	110	111
000								
001					0000 0000 0000 0000			
010								
011								
100	00000 00000 00000 00000 00000							
101						00000	00000 00000 00000 00000 00000	
110								
111			00000 00000 00000 00000			00000		

FIGURE 7. DM8767CAB

A3 A2 A1	000	001	010	011	106	101	110	111
000								
001								
010			00000					
011								
100		00000		00000				
101								
118								
111							GGGGG GGGGG GGGGG GGGGG GGGGG	

Shifted characters (see Figure 13)

FIGURE 8. DM8678CAH


Kata Kana Font will be Available in October 1977
FIGURE 9. DM8678CAD

A3 A2 A1								
	000	801	010	011	100	101	110	111
6 A5 A4								ленен
000								
001								
010								
011								
100	0000000							
101								
118								
111								

FIGURE 10. DM8678BTK

A3 A2 A1		· ·						
	000	901	010	011	100	101	110	111
A6 A5 A4	•					+ 12		
000								
001								
010								
011								
100	0000000 0000000 0000000 0000000 0000000							
101								
110								
111								

FIGURE 11. DM8678CAS







FIGURE 12. Shifted Characters for CAE






FIGURE 13. Shifted Characters for CAH

## ordering information (For special character font for device DM8678).

## **CUSTOMER CARD INPUT FORMAT**

### Column 1-3

2-digit character address, from 0-63 preceded by a letter "C".

## Column 4

Blank

### Column 5-6

1-digit line address, from 0-8, preceded by a letter "L".

## Column 7

Blank

## Column 8-14

Row data which represents one horizontal row of dots at the specified line address and character address, with first dot at Column 8 and seventh dot at Column 14. Character for TTL high level is 1, for low level is 0.

## Column 15

Blank

### Column 16

Tag bit—0 for normal character and 1 for shifted character only.

## Column 17

Blank

## Column 18

Row SUM—Total number of "1's" presents in row data and tag bit expressed in decimal.

## "TB" CARD FORMAT (total of eight cards)

Immediately following the data cards, there should be "TB" cards to indicate the column sum.

## Column 1-2

The character "TB".

## Column 3

1-digit corresponding to Dot number. Use number 8 for tag bit.

## Column 4

Blank

### Column 5-7

Column SUM-Total number of "1's" in column expressed in decimal.

## truth table input format

CHARACTER ADDRESS	LINE ADDRESS	DOT DATA D1, D2, D3, D4, D5, D6, D7	TAG BIT	SUM
0	0	and the second second		
0	1			
0	2		,	
0	3			
0	4			
0	5			
0	6			
0	7		'	
0	8			
1	0			
1	1			
1	2 3			
	4			,
1	4 5			
1	6	'		
' '	7	·		
1	8			
2	ő			
2	1	· ·		
2			1 .	
2	2 3			
2	4			
2	5			4
2	6			
2 2 2 2 2 2 2 2 2	7			
2	8			,
			4	
ТВ				



## **Bipolar ROMs**

## DM76L97/DM86L97 TRI-STATE® low power 1024-bit read only memory

## general description

The DM76L97/DM86L97 is a custom-programmed Read Only Memory organized as 256 four-bit words. Selection of the proper word is accomplished through the eight select inputs.

Two overriding memory enable inputs are provided which when mask-programmed in one of the three options described will cause all four outputs to read either the normal memory contents or go to the high impedance state.

## features

- Full tenth-power technology
- Pin compatible with SN54187/SN74187
- Typical power dissipation


75 mW

■ Typical access time


70 ns

- Custom-programmed memory enable inputs
- TRI-STATE outputs

## logic and connection diagrams



### Dual-In-Line and Flat Package



Order Number DM76L97J or DM86L97J See Package 10 Order Number DM76L97N

or DM86L97N See Package 15 Order Number DM76L97W or DM86L97W

See Package 28

### absolute maximum ratings (Note 1) operating conditions MAX UNITS Supply Voltage (V<sub>CC</sub>) Supply Voltage DM76L97 4.5 5.5 5.5V Input Voltage 5.5V DM86L97 4.75 5.25 Output Voltage -65°C to +150°C Storage Temperature Range Temperature (T<sub>A</sub>) 300°C Lead Temperature (Soldering, 10 seconds) DM76L97 -55 +125 °C DM86L97 0 +70 °c

## electrical characteristics (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Logical "1" Input Voltage	V <sub>CC</sub> = Min	2.0			V
Logical "0" Input Voltage	V <sub>CC</sub> = Min	. 1		0.7	V
Logical "1" Output Voltage	$V_{CC} = Min, I_O = -1.0 \text{ mA}$	2.4			V
Logical "0" Output Voltage DM76L97 DM86L97	$V_{CC}$ = Min, $I_O$ = 2.0 mA $V_{CC}$ = Min, $I_O$ = 3.2 mA			0.3 0.4	v v
Third State Output Current DM76L97 DM86L97	$V_{CC} = Max$ , $V_O = 2.4V$ $V_{CC} = Max$ , $V_O = 0.4V$			±40 ±40	μΑ μΑ
Logical "1" Input Current	$V_{CC} = Max, V_{IN} = 2.4V$ $V_{CC} = Max, V_{IN} = 5.5V$			10 100	μΑ μΑ
Logical "0" Input Current	$V_{CC} = Max, V_{IN} = 0.3V$			-180	μΑ
Output Short Circuit Current (Note 3)	$V_{CC} = Max, V_O = 0V$	-6.0		-30	mA ,
Supply Current	V <sub>CC</sub> = Max, All Inputs at GND		15	20	mA
Third State Output Current	$V_{CC} = Max, V_{OUT} = 2.4V$ $V_{CC} = Max, V_{OUT} = 0.4V$			+40 40	μΑ μΑ
Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -12 mA			-1.5	٧
Propagation Delay to a Logical "0" From Address to Output (tpg0)	$V_{CC} = 5.0V, C_{L} = 50 \text{ pF}$ $T_{A} = 25^{\circ}\text{C}$		55	85	ns
Propagation Delay to a Logical "1" From Address to Output (t <sub>pd 1</sub> )	$V_{CC} = 5.0V, C_L = 50 \text{ pF}$ $T_A = 25^{\circ}\text{C}$		86	130	ns .
Delay From Enable to High Impedance State (From Logical "1" Level) (t <sub>1H</sub> )	$V_{CC} = 5.0V, C_L = 5.0 \text{ pF}$ $T_A = 25^{\circ}\text{C}$		15	23	ns
Delay From Enable to High Impedance State (From Logical "0" Level) (t <sub>OH</sub> )	$V_{CC} = 5.0V, C_L = 5.0 \text{ pF}$ $T_A = 25^{\circ}C$		57	86	ns
Delay From Enable to Logical "1" Level (From High Impedance State) (t <sub>H 1</sub> )	$V_{CC} = 5.0V, C_L = 50 \text{ pF}$ $T_A = 25^{\circ}\text{C}$	,	34 ·	51	ns
Delay From Enable to Logical "0" Level (From High Impedance State) (t <sub>Ho</sub> )	$V_{CC} = 5.0V, C_L = 50 \text{ pF}$ $T_A = 25^{\circ} \text{C}$		47	70	ņs

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits.

Note 2: Unless otherwise specified min/max limits apply across the -55°C to +125°C temperature range for the DM76L97 and across the 0°C to +70°C range for the DM86L97. All typicals are given for V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.

Note 3: Only one output at a time should be shorted.

## ordering instructions

Programming instructions for the DM76L97 or DM86L97 are solicited in the form of a sequenced deck of 32 standard 80-column data cards providing the information requested under data card format, accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete truth table of the requested part. This truth table, showing output conditions for each of the 256 words, will be forwarded to the purchaser as verification of the input data as interpreted by the computer-automated design (CAD) program. This single run also generates mask and test program data; therefore. verification of the truth table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the eight words specified and describes the conditions at the four outputs for each of the eight words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

## supplementary ordering data

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number.

## data card format

## Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-248) for the first set of outputs described on the card
  - 4 Punch a "-" (Minus sign)
- 5- 7 Punch a right-justified integer representing the binary input address (007-255) for the last set of outputs described on the card.
- 8-9 Blank

## 10-13 Punch "H", "L", or "X" for bits four, three, two, and one (outputs Y4, Y3, Y2, and Y1 in that order) for the first set of outputs specified on the card. H = highlevel output, L = low-level output, X = output irrelevant.

- 14 Blank
- 15-18 Punch "H", "L", or "X" for the second set of outputs.
  - 19 Blank
- 20-23 Punch "H", "L", or "X" for the third set of outputs.
  - 24 Blank
- 25-28 Punch "H", "L", or "X" for the fourth set of outputs.
  - 29 Blank
- 30-33 Punch "H", "L", or "X" for the fifth set of outputs.
  - 34 Blank
- 35-38 Punch "H", "L", or "X" for the sixth set of outputs.
  - 39 Blank
- 40-43 Punch "H", "L", or "X" for the seventh set of outputs.
  - 44 Blank
- 45-48 Punch "H", "L", or "X" for the eighth set of outputs.
  - 49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
  - 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
  - 56 Blank
- 57-58 Punch the last two digits of the current year.
  - 59 Blank
- 60-61 Punch "DM"
- 62-67 Punch the National Semiconductor part number DM76L97 or DM86L97.
- 68-70 Blank

## truth table

OPTION	ME <sub>1</sub>	ME <sub>2</sub>	OUTPUTS
1	0	. 0	Normal
	1	×	High Impedance
	×	1	High Impedance
2	1	1	Normal
	0	×	High Impedance
	×	0	High Impedance
3	1	0	Normal
	X.	1	High Impedance
	0	×	High Impedance

X = Don't care



general description

## **Bipolar ROMs**

## PREUMINARY DM77S201/DM87S201 open-collector 2048-bit ROM with latches DM77S202/DM87S202 TRI-STATE® 2048-bit ROM with latches

These Schottky ROM memories are organized in the popular 256 words by 8 bits configuration. A memory enable input is provided to control the output states. When the enable input is in the low state, the outputs present the contents of the selected word. An output latch control is provided. If the latch control pin is high, the data falls through to the output enable gate. If the latch control pin is low, the data is latched and the address may be changed without affecting the output

## features

- Schottky-clamped for high speed Address access-60 ns max Enable access-30 ns max
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Open-collector or TRI-STATE® outputs
- High density 20-pin package
- PROM mates are DM87S221 and DM87S222

	Military	Commercial	Open- Collector	TRI-STATE	Package
DM87S201		х	Х		N, J
DM87S202		×		×	N, J
DM77S201	×		Х		J
DM77S202	х			×	J

## block diagram connection diagram Dual-In-Line Package 2048-BIT ARRAY 1/32 DECODER A5 O 440 15 LATCH CONTROL CONTROL logic symbol

absolute maximum ratings (Note 1)		operating condition			
			MIN	MAX	UNITS
Supply Voltage -0.5V to +7	V	Supply Voltage (VCC)			
Input Voltage -1.2V to +5.5	V .	DM77S201, DM77S202	4.5	5.5	V
Output Voltage -0.5V to +5.5	SV .	DM87S201, DM87S202	4.75	5.25	V
Storage Temperature $-65^{\circ}$ C to $+150^{\circ}$ Lead Temperature (Soldering, 10 seconds) $300^{\circ}$		Ambient Temperature (T <sub>A</sub> ) DM77S201, DM77S202	- 55	+125	°c
		DM87S201, DM87S202	0	+70	°c
		Logical "0" Input Voltage (Low)	0	0.8	v
		Logical "1" Input Voltage (High)	2.0	5.5	V

## dc electrical characteristics (Note 2)

			DM77	DM77S201, 77S202			DM87S201, 87S202		
	PARAMETER	CONDITIONS	MIN	MIN TYP MAX		MIN TYP MAX		MAX	UNITS
IIL	Input Load Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0.45V		-80	-250		-80	-250	μΑ
ЧН	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 2.7V			25			25	μΑ
H	Input Leakage Current, All Inputs	V <sub>CC</sub> = Max, V <sub>IN</sub> = 5.5V			1.0			1.0	mA
VOL	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 16 mA		0.35	0.45		0.35	0.45	٧
VIL	Low Level Input Voltage				0.80			0.80	V
VIH	High Level Input Voltage		2.0			2.0			V
ICEX	Output Leakage Current	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 2.4V			50			50	μA
	(Open-Collector Only)	V <sub>CC</sub> = Max, V <sub>CEX</sub> = 5.5V			100			100	μΑ
V <sub>C</sub>	Input Clamp Voltage	VCC = Min, IIN = -18 mA		-0.8	-1.2		-0.8	-1.2	V
CIN	Input Capacitance	V <sub>CC</sub> = 5V, V <sub>IN</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz		4.0			4.0		pF
CO	Output Capacitance	V <sub>CC</sub> = 5V, V <sub>O</sub> = 2V, T <sub>A</sub> = 25°C, 1 MHz, Output "OFF"		6.0			6.0		pF
icc	Power Supply Current	VCC = Max, All Inputs Grounded,		120	150		120	150	mA
		All Outputs Open			L				
TRI-ST	ATE PARAMETERS						1000		
ISC	Output Short Circuit Current	$V_O = 0V$ , $V_{CC} = Max$ , (Note 3)	-20	-45	<del>-7</del> 0	-20	-45	-70	mA
lHZ	Output Leakage (TRI-STATE)	V <sub>CC</sub> = Max, V <sub>O</sub> = 0.45 to 2.4V, Chip Disabled			±50			±50	μΑ
Voн	Output Voltage High	I <sub>OH</sub> = -2 mA	2.4	3.2					V
	1.5	I <sub>OH</sub> = -6.5 mA				2.4	3.2		V

## ac electrical characteristics (With standard load)

PARAMETER		CONDITIONS		DM77S201, 77S202 5V ±10%; -55°C to +125°C			DM87S201, 87S202 5V ±5%; 0°C to +70°C		
		<u> </u>	MIN	TYP	MAX	MIN	TYP	MAX	1
tAA	Address Access Time			38	. 75		38	60	ns
tEA	Enable Access Time			18	40		18	30	ns
tER	Enable Recovery Time			18	40		18	30	ns
tLO	Latch To Output			14	30		14	20	ns

Note 1: Absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits apply over the entire operating range unless stated otherwise. All typical values are for  $V_{CC}$  = 5V and  $T_A$  = 25°C.

Note 3: During ISC measurement, only one output at a time should be grounded. Permanent damage may otherwise result.





## **Shift Registers**

## MM1402A, MM1403A, MM1404A, MM5024A 1024-bit dynamic shift registers

## general description

The MM1402A,MM1403A,MM1404A,MM5024A 1024-bit dynamic shift registers are MOS monolithic integrated circuits using silicon gate technology to achieve bipolar compatibility. 5 MHz data rates are achieved by on-chip multiplexing. The clock rate is one-half the data rate; i.e., one data bit is entered for each  $\phi_1$  and  $\phi_2$  clock pulse.

All devices in the family can operate from +5V, -5V, or +5V, -9V power supplies.

## features

- Guaranteed 5 MHz operation
- Low power dissipation .1 mW/bit at 1 MHz
- DTL/TTL compatible
- Low clock capacitance

125 pF < 1 μA

- Low clock leakage
- Operation from +5V, -5V or +5V, -9V power supplies

Seven standard configurations

MM1402AD MM1402AN MM1403AH MM1403AN MM1404AH MM1404AN MM5024AH

Quad 256-bit
Quad 256-bit
Quad 256-bit
Dual 512-bit
Dual 512-bit
Single 1024-bit
Single 1024-bit with
internal pull-down resistor

## applications

- Radar and sonar processors
- CRT displays
- Terminals
- Desk top calculators
- Disk and drum replacement
- Computer peripherals
- Buffer memory
- Special purpose computers—signal processors, digital filtering and correlators, receivers, spectral compressors and digital differential analyzers
- Telephone equipment
- Medical equipment


## connection diagrams

Metal Can Package


Inputs protected against static charge



Order Number MM1403AH See Package 23




Order Number MM1404AH See Package 23



Order Number MM5024AH See Package 23


## Dual-In-Line Package



Order Number MM1402AD See Package 3 Order Number MM1402AN


rder Number MM140 See Package 15

## Dual-In-Line Package



Order Number MM1403AN See Package 12

## Dual-In-Line Package



Order Number MM1404AN See Package 12

## absolute maximum ratings

Data and Clock Input Voltages and Supply Voltages with Respect to V<sub>SS</sub> Power Dissipation Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 sec)

+0.3V to -20V 600 mW at T<sub>A</sub> = 25°C 0°C to +70°C -65°C to +160°C 300°C

## electrical characteristics

 $T_A = -25^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{SS} = 5\text{V} \pm 5\%$ ,  $V_{DD} = -5\text{V} \pm 5\%$  or  $-9\text{V} \pm 5\%$ , unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data Input Levels Logical Low Level (V <sub>IL</sub> ) Logical High Level (V <sub>IH</sub> )		V <sub>SS</sub> - 10.0 V <sub>SS</sub> - 1.7		V <sub>SS</sub> - 4.2 V <sub>SS</sub> + 0.3	v
Data Input Leakage Current	V <sub>IN</sub> = -15V, T <sub>A</sub> = 25°C, All Other Pins GND		<10	500	nA
Input Capacitance	V <sub>IN</sub> = V <sub>SS</sub>		5 -	10	ρF
Clock Input Levels Logical Low Level $(V_{\phi L})$ Logical High Level $(V_{\phi L})$ Logical Low Level $(V_{\phi L})$ Logical High Level $(V_{\phi H})$	$V_{DD} = -5V \pm 5\%$ $V_{DD} = -9V \pm 5\%$	V <sub>ss</sub> - 17 V <sub>ss</sub> - 1 V <sub>ss</sub> - 14.7 V <sub>ss</sub> - 1	•	V <sub>ss</sub> - 15 V <sub>ss</sub> + 0.3 V <sub>ss</sub> - 12.6 V <sub>ss</sub> + 0.3	V V V
Clock Leakage Current	Min V <sub>oL,</sub> T <sub>A</sub> = 25° C		10	1000	nA
Clock Capacitance	$V_{\phi} = V_{SS}$		90	125	pF
Data Output Levels Logical Low Level (V <sub>OL</sub> ) Logical High Level (V <sub>OH</sub> ) Logical How Level (V <sub>OH</sub> ) Logical High Level (V <sub>OH</sub> ) Logical High Level (V <sub>OH</sub> ) Logical High Level (V <sub>OH</sub> )	$\begin{split} R_{L1} &= 3k \text{ to } V_{DD}, I_{OL} = 1.6 \text{ mA}, V_{DD} = -5V \pm 5\% \\ R_{L1} &= 3k \text{ to } V_{DD}, I_{OH} = 100 \ \mu\text{A} \\ R_{L1} &= 4.7k \text{ to } V_{DD}, I_{OL} = 1.6 \text{ mA}, V_{DD} = -9V \pm 5\% \\ R_{L1} &= 4.7k \text{ to } V_{DD}, I_{OH} = 100 \ \mu\text{A} \\ R_{L2} &= 4.7k \text{ to } V_{DD}, V_{DD} = -5V \pm 5\% \\ R_{L2} &= 6.2k \text{ to } V_{DD}, V_{DD} = -9V \pm 5\% \\ R_{L3} &= 3.9k \text{ to } V_{SS} \end{split}$	2.4 2.4 V <sub>SS</sub> – 1.9 V <sub>SS</sub> – 1.9	-0.3 3.5 -0.3 3.5 V <sub>ss</sub> - 1 V <sub>ss</sub> - 1	0.5 0.5	V V V V
Power Supply Current (I <sub>DD</sub> )	$T_A=25^{\circ}C,\ V_{DD}=-5V\pm5\%$ Output Logic "0", 5 MHz Data Rate, 33% Duty Cycle, Continuous Operation , $V_{\phi L}=V_{SS}-17V$ $T_A=0^{\circ}C$ $T_A=25^{\circ}C,\ V_{DD}=-9V\pm5\%$ Output at Logic "0", 3 MHz Data Rate, 26% Duty Cycle, Continuous Operation , $V_{\phi L}=V_{SS}-14.7V$ $T_A=0^{\circ}C$		35 30	50 56 40 45	mA mA mA
Data Output Leakage Current	$V_{OUT}$ = 0.0V, $T_A$ = 25°C, $V_{\phi 1}$ = $V_{\phi 2}$ = $V_{SS}$ - 10V, All Other Pins +5V		<10	1000	nΑ
Internal Resistor (MM5024A)	T <sub>A</sub> = 25°C	3.7	4.7	5.2	kΩ
Output Capacitance	V <sub>OUT</sub> = V <sub>SS</sub> , f = 1 MHz	,	, 5	10	pF

## ac characteristics $T_A = -0^{\circ}C \text{ to } +70^{\circ}C$ , $V_{SS} = 5V \pm 5\%$

PARAMETER	V <sub>DD</sub> = -	5V ± 5%	V <sub>DD</sub> = -	UNITS	
	MIN	MAX	MIN	MAX	
Clock Frequency (φ <sub>f</sub> )	Note 1	2.5	Note 1	1.5	MHz
Data Frequency		5.0		3.0	MHz
Clock Pulse Width ( $\phi_{PW}$ )	0.130	10	0.170	10	μs
Clock Phase Delay Times $(\phi_d, \overline{\phi}_d)$	10	Note 1	10	Note 1	ns
Clock Transition Times (φt <sub>r</sub> , φt <sub>f</sub> )		1000		1000	ns
Data Input Delay Time (t <sub>ds</sub> )	30	1.0	60		ns
Data Input Hold Time (t <sub>dH</sub> )	20		20		. ns
Data Output Propagation Delay		90		110	ns


Note 1: Minimum clock frequency is a function of temperature and clock phase delay times,  $\phi_d$  and  $\overline{\phi}_d$  as shown by the  $\phi_f$  versus temperature and  $\phi_d$ ,  $\overline{\phi}_d$  versus temperature curves. The lowest guaranteed clock frequency can be attained by making  $\phi_d$  equal to  $\overline{\phi}_d$ . The minimum guaranteed clock frequency is:

 $\phi_{\rm f}({\rm min}) \cong 1/(\phi_{\rm d}+\overline{\phi}_{\rm d})$  for the condition  $(\phi{\rm t_r}=\phi{\rm t_f}<<\phi{\rm pW}<<\phi_{\rm d}$  or  $\overline{\phi}_{\rm d})$ , where the variables may not exceed the guaranteed maximums.

Note 2: Capacitance is guaranteed by periodic testing.

## typical application

## DTL/TTL to MOS Interface





R<sub>L</sub> Load Resistor Value for Different V<sub>DD</sub> Supplies

	V <sub>SS</sub> = 5V V <sub>DD</sub> = -5V	V <sub>SS</sub> = 5V	
	V DD 3V	V <sub>DD</sub> = -9V	1
R <sub>L1</sub>	3.0k	4.7k	l
R <sub>L2</sub>	4.7k	6.8k	
RL3	Not required	Not required	١.


\*A 4.7 ks2 resistors is included on the chip in the MM5024A and is connected between Pin.6 and  $V_{DD}$ .

## performance curves






## switching time waveforms



Shown is a simplified illustration of the timing of a 4-bit multiplexed register showing input output relationships with respect to the clock. If data enters the register at  $\phi_1$  time, it exists at  $\phi_1$  time. (Beginning on  $\phi_{1's}$  negative going edge and ending on the succeeding  $\phi_{2's}$  negative going edge.)

## timing diagram



## **Shift Registers**

## MM4016/MM5016 512-bit dynamic shift register

## general description

The MM4016/MM5016 512-bit dynamic shift register is a monolithic MOS integrated circuit utilizing P channel enhancement mode low threshold technology to achieve bipolar compatibility. An input tap provides the option of using the device as either a 500 or 512-bit register.

### -55°C to +125°C MM5016 $0^{\circ}$ C to $+70^{\circ}$ C Low power dissipation

■ Military and Commercial Temperature Ranges

MM4016

< 0.17 mW/bit at 1 MHz max. < 30  $\mu$ W/bit at 100 kHz typ.

## features

 Bipolar compatibility +5V, -12V operation No pull-up or pull-down resistors required.

Package option TO-100 or choice of two Dual-In-Line Packages

Clock line Fewer clock drivers required capacitance of

100 pF typ


System flexibility 300 Hz guaranteed min. operating frequency at 25°C. 500 or 512-bit register length.

## applications

- Glass and magnetostrictive delay line replacement.
- CRT refresh memory.
- Radar delay line.
- Drum memory storage (silicon store)
- Long serial memory.


## connection diagrams

Metal Can Package




Order Number MM4016H or MM5016H See Package 24

Dual-In-Line Package



Order Number MM4016D or MM5016D See Package 3


Dual-In-Line Package



Order Number MM5016N See Package 12

## typical application

TTL/MOS Interface



## absolute maximum ratings

Voltage at Any Pin
Operating Temperature Range MM4016
MM5016

V<sub>SS</sub> + 0.3V to V<sub>SS</sub> -22V -55°C to +125°C 0°C to +70°C -65°C to +150°C 300°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

## electrical characteristics

 $T_A$  within operating temperature range,  $V_{SS} = +5.0V \pm 5\%$ ,  $V_{GG} = -12.0V \pm 10\%$ , unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data Input Levels Logical HIGH Level (V <sub>IH</sub> ) Logical LOW Level (V <sub>IL</sub> )		V <sub>SS</sub> - 2.0 V <sub>SS</sub> - 18.5		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	v v
Data Input Leakage	$V_{IN} = -20V$ , $T_A = 25^{\circ}C$ , All Other Pins GND		0.01	0.5	μΑ
Data Input Capacitance	V <sub>IN</sub> = 0.0V, f = 1 MHz, All Other Pins GND, (Note 2)		3.0	5.0	pF
Clock Input Levels Logical HIGH Level ( $V_{\phi H}$ ) Logical LOW Level ( $V_{\phi L}$ )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> - 18.5		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 14.5	V
Clock Input Leakage	$V_{\phi}$ = -20V, $T_{A}$ = 25°C, All Other Pins GND		0.05	1.0	μΑ
Clock Input Capacitance	$V_{\phi}$ = 0.0V, f = 1 MHz, All Other Pins GND, (Note 2)		100	120	pF
Data Output Levels Logical HIGH Level (V <sub>OH</sub> ) Logical LOW Level (V <sub>OL</sub> )	I <sub>SOURCE</sub> = -0.5 mA I <sub>SINK</sub> = 1.6 mA	2.4		V <sub>ss</sub>	V
Power Supply Current I <sub>GG</sub>	$T_A = 25^{\circ}\text{C}, V_{GG} = -12\text{V},$ $\phi_{PW} = 150 \text{ ns}$ $V_{SS} = 5.0\text{V}, V_{\phi L} = -12\text{V},$				
	Data = 0-1-0-1 0.01 MHz $\leq \phi_{\rm f} \leq$ 0.1 MHz		1.0	2.0	mA .
	$\phi_f = 1 \text{ MHz}$		3.5	5.0	mA
	$\phi_{\rm f}$ = 2.5 MHz		7.0	10.0	mA
Clock Frequency $(\phi_f)$	$\phi t_r = \phi t_f = 20 \text{ ns, (Note 1)}$	0.01	3.3	2.5	MHz
Clock Pulsewidth (φ <sub>PW</sub> )	$\phi t_f = \phi_{PW} + \phi t_r < 10.5 \mu s$	0.15	ľ	10	μs
Clock Phase Delay Times $(\phi_{d}, \overline{\phi}_{d})$	(Note 1)	10	1		ns
Clock Transition Times $(\phi t_r, \phi t_f)$	$\phi t_f + \phi_{PW} + \phi t_r \le 10.5 \mu s$			1	μs
Partial Bit Times (T)	(Note 1)				
Input Partial Bit Time (T <sub>IN</sub> ) Output Partial Bit Time (T <sub>OUT</sub> )		0.20 0.20		100 100	μs μs
Data Input Setup Time (t <sub>ds</sub> )		80	30		ns
Data Input Hold Time (t <sub>dh</sub> )		20	0		ns
Data Output Propagation Delay from $\phi_{\text{OUT}}$	See ac test circuit.				
Delay to HIGH Level (t <sub>pdH</sub> ) Delay to LOW Level (t <sub>pdL</sub> )			150 150	200 200	ns ns


Note 1: Minimum clock frequency is a function of temperature and partial bit times ( $T_{IN}$  and  $T_{OUT}$ ) as shown by the  $\phi_f$  versus temperature and  $T_{IN}$ ,  $T_{OUT}$  versus temperature curves. The lowest guaranteed clock frequency for any temperature can be attained by making  $T_{IN}$  equal to  $T_{OUT}$ . The minimum guaranteed clock frequency is:


 $\phi_{f(min)} = \frac{1}{T_{IN} + T_{OUT}}$  , where  $T_{IN}$  and  $T_{OUT}$  do not exceed the guaranteed maximums.


Note 2: Capacitance is guaranteed by periodic testing.


## <u>8</u>


## performance characteristics

















## switching time waveforms



## ac test circuit





## **Shift Registers**

MM4025/MM5025 dual 1024-bit dynamic shift register MM4026/MM5026 dual 1024-bit dynamic shift register MM4027/MM5027 2048-bit dynamic shift register

## general description

These 2048-bit dynamic shift registers are MOS monolithic integrated circuits using P-channel silicon gate technology. They employ a push-pull output for bipolar compatability and on-chip multiplexing to achieve a 6 MHz data rate. The clock rate is one-half the data rate, i.e., one data bit is entered for each  $\phi_1$  and  $\phi_2$  clock pulse.

The MM4025/MM5025 and MM4027/MM5027 have on-chip logic to load and recirculate data.

The MM4026/MM5026 has an individual logicselect line to load one of the two inputs on each of the 1024-bit registers.

## features

Bipolar compatibility

Standard +5V, -12V power supplies

High frequency of operation

6 MHz guaranteed

- Low power dissipation 120 μW/bit at 1 MHz  $\phi$  rate 0°C, guaranteed
- Low clock capacitance

190 pF max

Wide operating temperature range MM4025.MM4026.MM4027 -55°C to +125°C MM5025.MM5026.MM5027 0°C to 70°C

## applications

- "Silicon store" replacement for drum and disc memories
- CRT displays
- Buffer memories


## logic and connection diagrams

## Military Temperature Range

# Dual-In-Line Package


Order Number MM4025D or MM5025D See Package 3

## Dual-In-Line Package



Order Number MM4026D or MM5026D See Package 3


## Flat Package



Order Number MM4027F or MM5027F See Package 26


## Commercial Temperature Range

## Dual-In-Line Package




Order Number MM5025N See Package 13

### Dual-In-Line Package



Order Number MM5026N See Package 15

### **Dual-In-Line Package**



Order Number MM5027N See Package 12

## absolute maximum ratings

Voltage at Any Pin With Respect to VSS Operating Ambient Temperature Range MM4025,MM4026,MM4027 MM5025,MM5026,MM5027

+0.3 to -20.0V

-55°C to +125°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec.)

0°C to +70°C -65°C to +150°C 300°C

## electrical characteristics $V_{SS}$ = +5.0V ± 5%, $V_{DD}$ = GND, $V_{GG}$ = -12.0V ±10%

TA within operating temperature range unless otherwise stated.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data Input Levels Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> -1.5 V <sub>SS</sub> -10		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	> >
Data Input Leakage	V <sub>IN</sub> = -10V, T <sub>A</sub> = 25°C, All other pins GND		0.01	1.0	μΑ
Data Input Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz, All other pins GND (Note 1)		2.5	5.0	pF
Load/Select Input Levels Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> -1.5 V <sub>SS</sub> - 10		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	V V
Load/Select Input Leakage	V <sub>IN</sub> = -10V, T <sub>A</sub> = 25°C, All other pins GND		0.01	1.0	μА
Load/Select Input Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz, All other pins GND (Note 1)		4.0	7.0	рF
Clock Input Levels Logical High Level (V <sub>ØH</sub> ) Logical Low Level (V <sub>ØL</sub> )		V <sub>SS</sub> - 1.0 V <sub>SS</sub> - 18.5		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 14.5	v v
Clock Input Leakage	$V_{\phi} = -15V$ , $T_A = 25^{\circ}C$ , All other pins GND		.05	1.0	μΑ
Clock Input Capacitance	$V_{\phi}$ = 0V, f = 1 MHz, All other pins GND (Note 1)		165	190	рF
Data Output Levels Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )		2.4 0.0		V <sub>SS</sub> 0.4	V V
Power Supply Current I <sub>GG</sub>	$T_A = 25^{\circ}C$ , $V_{GG} = -12.0V$ , $\phi_{PW} = 160$ ns $V_{SS} = 5.0V$ , $V_{\phi L} = -12.0V$ , DATA = Note 4 $V_{DD} = 0.0V$				
	0.01 MHz $\leq \phi_{\rm f} \leq$ 0.1 MHz $\phi_{\rm f} = 1.0$ MHz $\phi_{\rm f} = 3.0$ MHz		2 2 2	3.5 3.5 3.5	mA mA mA
loo	0.01 MHz $\phi_f \le 0.1$ MHz $\phi_f = 1.0$ MHz $\phi_f = 3.0$ MHz	e de La constante La constante de la constante de la constante de la constante de la constante de la constante de la constante de	8 22 48	15 32 70	mA mA mA
Clock Frequency (φ <sub>t</sub> ) MM4025,MM4026,MM4027 MM5025,MM5026,MM5027	$\phi t_r = \phi t_f = 20 \text{ ns (Note 2, Note 3 & Note 5)}$	0.03 0.003	2.0 4.0	1.0 1.25	MHz MHz
Clock Pulsewidth (φ <sub>PW</sub> ) MM4025,MM4026,MM4027 MM5025,MM5026,MM5027	$\phi t_r = \phi t_f = 20 \text{ ns, Data Rate} = 2 \phi_f$	0.240 0.240		8.0 10	μs μs
Clock Phase Delay Times $(\phi_{\sf d}, \overline{\phi}_{\sf d})$	See Curves	10			ns
Clock Transition Times $(\phi t_r, \phi t_f)$				0.5	μs
Partial Bit Times (T) T, Partial Bit Time MM4025,MM4026,MM4027 MM5025,MM5026,MM5027	(Note 2, Note 3)	0.5 0.4		16.5 165	μs μs
T <sub>2</sub> Partial Bit Time MM4025,MM4026,MM4027 MM5025,MM5026,MM5027		0.5 0.4		16.5 165	μs
Data & Load/Select Input Setup Time (t <sub>ds</sub> )		35			ns
Data & Load/Select Input Hold Time (t <sub>dh</sub> )		20			ns
Data Output Propogation Delay from $\phi$ Delay to High Level ( $t_{pdH}$ ) Delay to Low Level ( $t_{pdL}$ )	15 pF Output Capacitance			160 160	ns ns

Note 1: Capacitance is guaranteed by periodic testing.

Note 2: Minimum clock frequency is a function of temperature and partial bit times ( $T_1$  and  $T_2$ ) as shown by  $\phi_f$  versus temperature and T<sub>1</sub>, T<sub>2</sub> versus temperature curves. The lowest guaranteed clock frequency for any temperature can be attained by making T<sub>1</sub> equal to T<sub>2</sub>. The minimum guaranteed clock frequency:  $\phi_f$  (min) = 1/(T<sub>1</sub> + T<sub>2</sub>) where T<sub>1</sub> and T<sub>2</sub> do not exceed the guaranteed maximum.


Note 3: Minimum clock frequency and partial bit time curves are guaranteed by testing at a high temperature point.

Note 4: For data pattern of 1111000011110000 etc.


Note 5: Maximum frequency limited by maximum package power dissipation for MM4025, MM4026 and MM4027.

## typical performance characteristics


Typical Minimum Clock Frequency vs Temperature (Note 2)




Typical Maximum T<sub>1</sub> and T<sub>2</sub> vs Temperature (Note 2)




**Power Supply Current** vs Data Rate




**Power Supply Current vs**  $V_{DD}$ 




**Power Supply Current** vs Clock Voltage V




**Power Supply Current vs** 




Power Supply Current vs





Maximum Clock Frequency vs Temperature



## typical performance characteristics (con't)









## typical applications

## Memory Expansion



## TTL/MOS Interface




## truth tables

Positive Logic
Logic "1" = V <sub>IH</sub> = Logical High Level
Logic "0" = V <sub>IL</sub> = Logical Low Level

Write/Recirculate	Function
1 0	Recirculate Load Data


Input Select A	Function
1 0	Select Input 2A Select Input 1A
Input Select B	Function
1 0	Select Input 2B Select Input 1B

## switching time waveforms



Shown is a simplified illustration of the timing of a 4-bit multiplexed register showing input output relationships with respect to the clock. If data enters the register at  $\phi_1$  time, it exits at  $\phi_1$  time, (beginning on  $\phi_{1's}$  negative going edge and ending on the succeeding  $\phi_{2's}$  negative going edge).

## timing diagram



## **Shift Registers**

## MM4052/MM5052 dual 80 bit static shift register MM4053/MM5053 dual 100-bit static shift register

## general description

The MM4052/MM5052 dual 80-bit and MM4053/MM5053 dual 100-bit static shift registers are monolithic integrated circuits utilizing P channel enhancement mode low threshold technology to achieve direct bipolar compatibility on the inputs and outputs. The devices require only a single phase clock.

## features

- Bipolar compatibility
- +5, -12V operation No pull-up or pulldown resistors needed


- High frequency operation 1.6 MHz guarantee
- Single phase clock
- Improved drive capability push-pull outputs

## applications

- Static data buffer
- Serial memory storage
- Printer memory
- Telemetry systems and data sampling


## connection diagram

## Metal Can Package



Order Number MM4052H, MM5052H, MM4053H or MM5053H See Package 24

## typical application



8

## absolute maximum ratings

Voltage @ Any Pin Operating Temperature Range  $V_{SS}$  +0.3V to  $V_{SS}$  -22V

MM4052/MM4053 MM5052/MM5053

-55°C to +85°C (Ambient) -55°C to +125°C (Case) 0°C to +70°C (Ambient) -65°C to +150°C

300°C


Storage Temperature Range Lead Temperature (Soldering, 10 sec)


## electrical characteristics


 $T_A$  within operating temperature range,  $V_{SS}$  = +5.0V ±5% and  $V_{GG}$  = -12V ±10%, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data Input Levels Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> - 2.0 V <sub>SS</sub> - 18.5		V <sub>SS</sub> - 4.2	v v
Data Input Leakage	V <sub>IN</sub> = -20V, T <sub>A</sub> = 25°C All other pins GND		.01	0.5	μΑ
Data Input Capacitance	V <sub>IN</sub> = 0.0V, f = 1.0 MHz All other pins GND		3.0	5.0	pF
Clock Input Levels Logical High Level ( $V_{\phi H}$ ) Logical Low Level ( $V_{\phi L}$ )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> - 18.5		V <sub>SS</sub> V <sub>SS</sub> - 14.5	V V
Clock Input Leakage	$V_{IN} = -20V$ , $T_A = 25^{\circ}C$ All other pins GND			1.0	μΑ
Clock Input Capacitance	V <sub>IN</sub> = 0.0V, f = 1.0 MHz All other pins GND		22	28	рF
Data Output Levels Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> ) Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )		2.4V V <sub>SS</sub> - 1.0	4.8 -3.0 V <sub>SS</sub> V <sub>SS</sub> - 12.0	V <sub>SS</sub> 0.4 V <sub>SS</sub> V <sub>SS</sub> - 7.0	V V V
Power Supply Current	$T_A = 25^{\circ}C$ $\phi_f = 1.6 \text{ MHz}$				
(I <sub>GG</sub> ) MM4052/MM5052	$V_{GG} = V_{SS} - 17V$ $V_{\phi L} = V_{SS} - 17V$		9.5	12.5	mA
(I <sub>GG</sub> ) MM4053/MM5053	· φι <sub></sub> · ss · · ·		12.0	16.0	mA
Propagation Delays from Clock Propagation Delay to a High (t <sub>pdH</sub> ) Propagation Delay to a Low (t <sub>pdL</sub> )	See waveform See waveform		200 200	300 300	ns ns
Clock Frequency $(\phi_f)$	See operating curves	0		1.6	MHz
Clock Pulse Width (φ <sub>PW</sub> )	See operating curves $\phi t_f + \phi_{PW} + \phi t_r \le 10.5 \mu s$	0.25		10	μς
Clock Transition Times Risetime $(\phi t_{r})$ Falltime $(\phi t_{t})$	$\phi t_{\rm f} + \phi_{\rm PW} + \phi t_{\rm r} \le 10.5 \mu{\rm s}$ $\phi t_{\rm f} + \phi_{\rm PW} + \phi t_{\rm r} \le 10.5 \mu{\rm s}$			5 5	μs μs
Data Input Setup Time (t <sub>ds</sub> )		80	50		ns
Data Input Hold Time (t <sub>dh</sub> )		20	0		ns


## guaranteed performance characteristics










## typical performance characteristics











## switching time waveforms



## ac test circuit





## **Shift Registers**

## MM5054 dual 64/72/80-bit static shift register

## general description

The MM5054 dual 80-bit static shift register is a monolithic MOS integrated circuit utilizing silicon gate low threshold technology to achieve complete bipolar compatibility. The device has input and output taps that also provide register lengths of 64 or 72 bits.

The single phase bipolar compatible clock lines may be driven by any conventional DTL or TTL circuit. The registers may be operated as a dual register by connecting the clock lines A and B together, or as two independent registers. Two clock control lines provide independent logical control of the shift register clock lines.

## features

 Complete bipolar compatibility DTL/TTL input/output and clock line compatibility without additional components Standard supplies

+5.0V, -12V

High freq. operation

DC to 3.0 MHz typ

Single phase clock

DTL/TTL compatible

on-chip clock driver

Low clock line capacitance

8.0 pF max

System flexibility

Split clock or common clock operation, Logical control of clock lines


Low power dissipation

<600  $\mu$ W/bit typ

## applications

- Teletype data buffers
- Printer memory 80, 128, 136, 144 bit lengths
- Telemetry and data sampling systems
- Serial memory storage


## logic diagram



The unused data inputs and clock controls should be connected to  $V_{SS}$  to ensure proper operation. Logic diagram shows 1/2 of the unit.

## connection diagram

**Dual-In-Line Package** 



Order Number MM5054D See Package 3 Order Number MM5054N See Package 15

## truth table

Positive Logic

CLOCK CONTROL	СГОСК		
Low	Inhibited		
High-	Active		

## absolute maximum ratings

Voltage at Any Pin Operating Ambient Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 seconds) Power Dissipation  $V_{SS}$  + 0.3V to  $V_{SS}$  - 20V 0°C to +70°C -65°C to +150°C 300°C 600 mW @ 25°C

## dc electrical characteristics

 $T_A$  within operating range,  $V_{GG}$  = -12V ±10%,  $V_{DD}$  = GND,  $V_{SS}$  = 5.0V ±5%, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data, Clock Control, and Clock Levels Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> - 1.5		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	V V
Input Leakages	V <sub>IN</sub> = -10V, T <sub>A</sub> = 25°C All Other Pins GND			0.5	μΑ
Data Input Capacitance	V <sub>IN</sub> = 0V, f = 1.0 MHz All Other Pins GND (Note 1)		4.5	6.0	pF
Clock and Clock Control Capacitance	$V_{1N} = 0V$ , $f = 1.0 \text{ MHz}$ (Note 1)		- 6.0	8.0	ρF
Data Output Levels Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )	(Figure 1) I <sub>SOURCE</sub> = ~0.5 mA I <sub>SINK</sub> = 1.6 mA	2.4	0.15	V <sub>SS</sub>	V V
Power Supply Current (I <sub>GG</sub> + I <sub>DD</sub> = I <sub>SS</sub> ) I <sub>GG</sub> I <sub>DD</sub>	$\phi_{\rm f} = 1.5  {\rm MHz}, T_{\rm A} = 25^{\circ} {\rm C}$ $V_{\rm SS} = 5.0 {\rm V}, V_{\rm DD} = {\rm GND}$ $V_{\rm GG} = -12 {\rm V}$		7.0 5.0	10 8.0	mA mA


## ac electrical characteristics

 $T_A$  within operating range,  $V_{GG} = -12V \pm 10\%$ ,  $V_{DD} = GND$ ,  $V_{SS} = 5.0V \pm 5\%$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNITS
Clock Frequency (φ <sub>f</sub> )	$\phi t_r, \phi t_f \leq 10 \text{ ns. (Note 2)}$	DC	3.0	1.5	MHz
Clock Pulsewidth (φ <sub>PW</sub> ) φ <sub>PW</sub> φ <sub>PW</sub>	$\phi t_r = \phi t_f \le 10 \text{ ns}$ $\phi t_r = \phi t_f \le 10 \text{ ns}$	0.25 0.38	0.180	10	μs μs
Clock Transition Times Clock Risetime (φt <sub>r</sub> ) Clock Falltime (φt <sub>t</sub> )				500 500	ns ns
Clock Control Setup Time (t <sub>CS</sub> )	(Figure 1) $\phi t_r = \phi t_f = 10 \text{ ns}$	0			ns
Clock Control Hold Time (t <sub>ch</sub> )	(Figure 1) $\phi t_r = \phi t_f = 10 \text{ ns}$	0	1		ns
Data Input Setup Time (t <sub>ds</sub> )	(Figure 1) $\phi t_r = \phi t_f = 10 \text{ ns}$	60	30		ns
Data Input Hold Time (t <sub>dh</sub> )	(Figure 1) $\phi t_r = \phi t_f = 10 \text{ ns}$	40	20		ns
Data Output Propagation Delay From Clock Delay to Output High Level (t <sub>pdH</sub> ) Delay to Output Low Level (t <sub>pdL</sub> )	(Figures 1 and 2) $\phi t_r = \phi t_f = 10 \text{ ns}$		200 200	300 300	ns ns

Note 1: Capacitance is guaranteed by periodic testing.

Note 2: For static operation clock must remain at VIL.





## **Shift Registers**

MM4055/MM5055 guad 128-bit static shift register MM4056/MM5056 dual 256-bit static shift register MM4057/MM5057 512-bit static shift register

## general description

The MM4055/MM5055, MM4056/MM5056, MM4057/MM5057 512-bit static shift registers are MOS monolithic integrated circuits using silicon gate technology to achieve bipolar compatibility. They have a guaranteed operating frequency of 1.0 and 1.5 MHz respectively, and an on chip clock generator allows TTL level clock driver for complete TTL compatibility.

## features

- Guaranteed operation
  - 1.5 MHz 1.0 MHz

 $0^{\circ}$ C to  $+70^{\circ}$ C -55°C to +125°C

Single TTL compatible clock, on chip clock generator

- Low clock capacitance
- 10 pF (typ)
- Operates from +5.0V, GND, and -12V
- Three configurations

MM4055/MM5055 MM4056/MM5056 MM4057/MM5057


Quad 128 bit Dual 256 bit Single 512 bit

Internal recirculate

## applications

- CRT displays
- Terminals
- Disk and drum replacements
- Buffer memory


## connection diagrams



See Package 3

Order Number MM5055N


See Package 15



Order Number MM5056N See Package 13

## Dual-In-Line Package


Metal Can Package



Order Number MM4057D or MM5057D See Package 1 Order Number MM5057N See Package 12

Order Number MM4056H or MM5056H See Package 24

## logic diagram



## absolute maximum ratings (Note 1)

Data and Clock Input Voltages and Supply Voltages with Respect to VSS Power Dissipation Operating Temperature Range MM5055, MM5056, MM5057 MM4055, MM4056, MM4057 Storage Temperature Range Lead Temperature (Soldering, 10 seconds)

 $600 \text{ mW } @ T_A = 25^{\circ} \text{C}$ 0°C to 70°C

+0.3V to -20V

-55°C to 125°C Case -65°C to 160°C 300°C

## electrical characteristics (MM4055, MM4056, MM4057)

 $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{SS} = 5.0V \pm 5\%$ ,  $V_{GG} = -12V \pm 5\%$ ,  $V_{DD} = 0V$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data, Recirculate and Clock Input Levels Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> - 1.0 V <sub>SS</sub> - 15		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	, , ,
Data, Recirculate and Clock Input Leakage	V <sub>IN</sub> = -10V, T <sub>A</sub> = 25°C All Other Pins GND		0.01	0.5	μΑ
Data Input Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz All Other Pins GND (Note 2)		4.5	6.0	pF
Recirculate Input Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz All Other Pins GND (Note 2)		3.0	6.0	pF
Clock Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz All Other Pins GND (Note 2)		10	14	ρF
Data Output Levels Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )	I <sub>SOURCE</sub> = -0.5 mA I <sub>SINK</sub> = 1.6 mA	2.4 V <sub>DD</sub>		V <sub>SS</sub> 0.4	V
Power Supply Current	$T_A = 25^{\circ}\text{C}, V_{GG} = -12\text{V}, V_{SS} = 5.0\text{V}$ $V_{DD} = 0\text{V}, \phi_{PW} = 230 \text{ ns}$ Data = $0.1.0.1 \cdot \cdot \cdot$				
lgg	$\phi_{ m f} \leq 0.1~ m MHz$ $\phi_{ m f} \leq 1.6~ m MHz$	, . V	6.5 10.5	9.0 15.5	mA mA
I <sub>DD</sub> (Note 4)	$\phi_f \leq 0.1 \text{ MHz}$ $\phi_f \leq 1.6 \text{ MHz}$		13 15	18 20	mA mA
Clock Frequency $(\phi_f)$	$\phi_{\rm tr}, \phi_{\rm tf} \leq 10$ ns (Note 5)		2.2	1.0	MHz
Clock Pulse Width					
$\frac{(\phi_{PW})}{(\phi_{PW})}$	$\phi_{\rm tr}$ , $\phi_{\rm tf} \le 10$ ns (See ac Test Circuit) $\phi_{\rm tr}$ , $\phi_{\rm tf} \le 10$ ns (See ac Test Circuit)	0.400 0.400	0.280 0.160	10 dc	μs μs
Data Input Setup Time (t <sub>ds</sub> )	1	260	100		ns
Data Input Hold Time (t <sub>dH</sub> )		120		100	ns
Recirculate Setup Time (t <sub>ds</sub> )		260			ns
Recirculate Hold Time (t <sub>d H</sub> )	$t_r, t_f \le 10 \text{ ns}$ For Load Conditions See ac Test Circuit	120			ns
Data Output Propagation Delay Delay to High Level (t <sub>pdH</sub> ) Delay to Low Level (t <sub>pdL</sub> )			350 350	700 700	ns ns

## electrical characteristics (con't) (MM5055, MM5056, MM5057)

 $T_A = 0^{\circ}C$  to +70°C,  $V_{SS} = 5.0V \pm 5\%$ ,  $V_{GG} = -12V \pm 5\%$ ,  $V_{DD} = 0V$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Data, Recirculate and Clock Input Levels Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> - 15		V <sub>ss</sub> + 0.3 V <sub>ss</sub> - 4.2	v v
Data, Recirculate and Clock Input Leakage	V <sub>IN</sub> = -10V, T <sub>A</sub> = 25°C All Other Pins GND		0.01	0.5	μΑ
Data Input Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz, All Other Pins GND (Note 2)		4.5	6.0	pF
Recirculate Input Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz, All Other Pins GND (Note 2)		3.0	6.0	pF
Clock Capacitance	V <sub>IN</sub> = 0V, f = 1 MHz, All Other Pins GND (Note 2)		10	14	pF
Data Output Levels Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )	 	2.4 V <sub>DD</sub>		V <sub>SS</sub> 0.4	v v
Power Supply Current	$T_A = 25^{\circ}C$ , $V_{GG} = -12V$ , $V_{SS} = 5.0V$ $V_{DD} = 0V$ , $\phi_{PW} = 230 \text{ ns}$ Data = 0-1-0-1 · · ·				
I <sub>GG</sub>	$\phi_{ m f} \leq 0.1 \;  m MHz$ $\phi_{ m f} \leq 2.2 \;  m MHz$		6.5 13	9.0 19	mA mA
I <sub>DD</sub> (Note 4)	$\phi_{ m f} \leq 0.1~ m MHz$ $\phi_{ m f} \leq 2.2~ m MHz$		13 15	18 20	mA mA
Clock Frequency $(\phi_{\mathrm{f}})$	$\phi_{ m tr}$ , $\phi_{ m tf} \leq$ 10 ns (Note 5)		3.0	1.5	MHz
Clock Pulse Width $(\phi_{PW}) \ (\phi_{PW})$	$\phi_{\mathrm{tr}}, \phi_{\mathrm{tf}} \leq$ 10 ns $\phi_{\mathrm{tr}}, \phi_{\mathrm{tf}} \leq$ 10 ns	0.230 0.300	0.100 0.100	100 dc	μs μs
Data Input Setup Time (t <sub>ds</sub> )	<b>)</b>	110	1.0		ns
Data Input Hold Time (t <sub>dH</sub> )		40			ns
Recirculate Setup Time (t <sub>ds</sub> )	$t_r, t_f \le 10 \text{ ns}$	110			ns
Recirculate Hold Time (t <sub>dH</sub> )	For Load Conditions See Test Circuit	40			ns
Data Output Propagation Delay Delay to High Level (t <sub>pdH</sub> ) Delay to Low Level (t <sub>pdL</sub> )			250 250	345 345	ns ris

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.


Note 3: Positive true logic notation is used:


Logic "1" = most positive voltage level Logic "0" = most negative voltage level


Note 4: Outputs not loaded when measuring IDD. Add 1.6 mA to IDD for each TTL load to compute worst case power.


Note 5: For static operation clock must remain at VII.


#### typical performance characteristics

























#### test circuit



### switching time waveforms





## **Shift Registers**

#### MM5058 1024-bit static shift register

#### general description

The MM5058 is a monolithic 1024-bit static shift register utilizing a low threshold P-channel silicon gate technology to achieve bipolar compatibility. "Stream select" logic on the chip chooses between two inputs, facilitating external recirculate operation. This in addition to an internal clock-driver, thus providing a single external TTL/DTL clock, makes this device flexible and convenient to integrate into existing TTL/DTL or MOS systems.

#### features

Bipolar compatibility

All inputs, outputs, and clock interface directly with standard TTL/DTL circuits with no external components

Single phase clock

On chip clock driver provides single TTL/DTL level clock with low input capacitance

 High frequency operation DC to 1.5 MHz guaranteed

Standard power supplies

+5.0V and -12V

Small package

8-pin mini DIP

Low power consumption

250μW/bit typ

Stream select for easy external recirculate


#### applications

- Sequential access memories
- Static buffer memories
- CRT refresh
- Delay lines

truth table

■ Drum memory replacement


#### logic and connection diagrams



# Dual-In-Line Package OUTPUT 1 V<sub>GG</sub> 2 STREAM 3 SELECT V<sub>DD</sub> 4 TOP VIEW

Order Number MM5058D See Package 1 Order Number MM5058N See Package 12

#### ac test circuit



s	TREAM SELECT	FUNCTION
	LOGIC "0"	INPUT 1
1	LOGIC "1"	INPUT 2

<sup>\*</sup>PROPAGATION DELAYS MEASURED AT MM5058 OUTPUT.

#### absolute maximum ratings (Note 1)

Data and Clock Input Voltages and Supply Voltages with Respect to V<sub>SS</sub>
Power Dissipation
Operating Temperature Range
Storage Temperature
Lead Temperature (Soldering, 10 seconds)

+0.3V to -20V 535 mW @ T<sub>A</sub> = 25°C 0°C to +70°C Ambient -65°C to +150°C 300°C

#### dc electrical characteristics

 $T_A$  within specified operating temperature range,  $V_{SS}$  = +5.0V ±5%,  $V_{GG}$  = -12V ±5%,  $V_{DD}$  = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP (Note 4)	MAX	UNITS
Input Levels Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> - 10		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	V V
Input Leakage (All Inputs)	V <sub>IN</sub> = -10V, T <sub>A</sub> = 25°C All Other Pins GND		0.05	0.5	μΑ
Input Capacitance (Note 2)	V <sub>1N</sub> = 0V, f = 1.0 MHz (Note 1) All Other Pins (GND)		3.0	7.0	pF
Data Output Levels, TTL Load Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )	I <sub>SOURCE</sub> = -0.5 mA I <sub>SINK</sub> = 1.6 mA	2.4 V <sub>DD</sub>	3.5	0.4	V V
Power Supply Current	DATA = 0-1-0-1 $\phi_f$ = 1.5 MHz Continuous Operation		8.0	13	mA
, Iss	DATA = 0-1-0-1 $\phi_f$ = 1.5 MHz Continuous Operation		38	60	mA

#### ac electrical characteristics

 $T_A$  within specified operating temperature range,  $V_{SS}$  = +5.0V ±5%,  $V_{GG}$  = -12V ±5%,  $V_{DD}$  = 0V, unless otherwise specified.

PARAMETER	CONDITIONS	MIN	TYP (Note 4)	MAX	UNITS
Clock Frequency (φ <sub>f</sub> )	$\phi t_r = \phi t_f = 10 \text{ ns}$		3.0	1.5	MHz
Clock Pulse Width					
Φ <sub>PW</sub>	$\phi t_r = \phi t_f = 10 \text{ ns}$	0.350	0.100	100	μs
Φ <sub>PW</sub>	$\phi t_r = \phi t_f = 10 \text{ ns}$	0.250	1	DC	μs
Clock Pulse Transition $(t_r, t_f)$			Ì	1.0	μs
Data Input Setup Time (t <sub>DS</sub> )	1	100			ns
Data Input Hold Time (t <sub>DH</sub> )	$t_r = t_f \le 10 \text{ ns}$	30			ns
Stream Select Setup Time (t <sub>SS</sub> )	See AC Test Circuit for Load	150			ns
Stream Select Hold Time (t <sub>SH</sub> )	Conditions	30			ns
Data Output Propagation Delay From $\phi_{ extsf{IN}}$		1 1 2 2 2	ļ		
Delay to High Level (tpdH)			200	300	ns
Delay to Low Level (tpdL)			200	300	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.


Note 3: Positive true logic notation is used: Logic "1" = most positive voltage level; Logic "0" = most negative voltage level.


Note 4: Typical values apply for  $V_{SS}$  = 5.0V,  $V_{GG}$  = -12V,  $V_{DD}$  = 0V, and  $T_A$  = 25°C.


#### typical performance characteristics















#### switching time waveforms



## **Shift Registers**

## MM5060 dual 144-bit mask programmable static shift register

#### general description

The MM5060 is a monolithic dual 144-bit static shift register/accumulator utilizing a silicon gate low threshold P-channel enhancement mode technology to achieve complete bipolar compatibility. The device can be programmed by metal mask option to custom lengths from 125 to 144-bits in one bit increments.

#### Standard Lengths:

MM5060AA

Dual 128-Bit Shift Register/Accumulator MM5060AB

Dual 132-Bit Shift Register/Accumulator MM5060AC

Dual 133-Bit Shift Register/Accumulator MM5060AD

Dual 144-Bit Shift Register/Accumulator

#### Custom Lengths:

The programmed shift registers are assigned a letter code for each option. These are designated by a pair of letters after the number code but before the package designation such as MM5060AD/D which is a 0°C to +70°C dual 144-bit shift

register/accumulator in an 8-lead cavity dual-inline package. Pattern codes are assigned by National upon entry of order.

#### features


- Complete bipolar compatibility input/output and clock input completely DTL/TTL compatible without additional components
- Standard Supplies
- +5V. -12V
- High frequency operation DC to 3.0 MHz typical
- Single phase clock DTL/TTL compatible on chip clock
- Low clock line capacitance

6.0 pF max.


#### applications

- Printer memory any length from 125 to 144-bits per line
- Telemetry systems and data sampling
- Serial memory storage

#### logic and connection diagrams



## Dual-In-Line Package



Order Number MM5060AA/D, MM5060AB/D, MM5060AC/D, MM5060AD/D or MM5060XX/D See Package 1

Order Number MM5060AA/N, MM5060AB/N, MM5060AC/N, MM5060AD/N or MM5060XX/N See Package 12

#### truth table

LOAD CONTROL	INPUT	FUNCTION
0	0	Recirculate
0	1	Recirculate
. 1	Ö	"O" is written
. 1	1 .	"1" is written

#### .

#### absolute maximum ratings

Data and Clock Input Voltages and Supply

Voltages with respect to V<sub>SS</sub>

Power Dissipation

Operating Temperature Range

MM5060

Storage Temperature

Lead Temperature (Soldering, 10 sec)

+0.3V to -20V

+0.3 V to -20 V

600 mW @ T<sub>A</sub> = 25°C

0°C to +70°C (Ambient) -65°C to +150°C

300°C

#### electrical characteristics


 $T_A$  within specified operating temperature range,  $V_{SS}$  = 5.0V ±5%,  $V_{GG}$  -12.0V ±5%, unless otherwise specified.

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Data Input Levels Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> - 10.0		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	V
Data Input Leakage	V <sub>IN</sub> = -10V, T <sub>A</sub> = 25°C All Other Pins GND		0.01	0.5	μΑ
Data Input Capacitance  Load Control Input Levels	V <sub>IN</sub> = 0.0V, f = 1 MHz All Other Pins GND (Note 1)		3.0	5.0	pF
Logical High Level (V <sub>H</sub> )  Logical Low Level (V <sub>L</sub> )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> - 10.0		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	V V
Load Control Input Leakage	$V_{IN} = -10V$ , $T_A = 25^{\circ}C$ All Other Pins GND	٠	0.01	0.5	μΑ
Load Control Input Capacitance	V <sub>IN</sub> = 0.0V, f = 1 MHz All Other Pins GND (Note 1)		3.0	5.0	, pF
Clock Input Levels Logical High Level (V <sub>ØH</sub> ) Logical Low Level (V <sub>ØL</sub> )	,	V <sub>SS</sub> = 1.5 V <sub>SS</sub> = 10.0		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	V V
Clock Input Leakage	$V_{\phi} = -10.0V$ , $T_{A} = 25^{\circ}C$ All Other Pins GND		0.01	0.5	μΑ
Clock Input Capacitance	$V_{\phi}$ = 0.0V, f = 1 MHz All Other Pins GND		3.5	6.0	pF
Data Output Levels TTL Load Logical High Level (V <sub>OH</sub> ) Logical High Level MOS Load (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )	(Note 1)  I <sub>SOURCE</sub> = -0.5 mA I <sub>SOURCE</sub> = -0.01 mA I <sub>SINK</sub> = 1.6 mA	3.0 4.0	3.5 4.5	0.4	V V
Power Supply Current (I <sub>GG</sub> )	$T_A = 25^{\circ}C$ , $V_{GG} = -12V$ $\phi_{PW} = 300$ ns, $V_{SS} = +5.0V$ Data = 0-1-0-1				
	0.01 MHz $\leq \phi_{\rm f} \leq$ 0.1 MHz $\phi_{\rm f}$ = 1.0 MHz $\phi_{\rm f}$ = 1.5 MHz		20.0 21.0 22.0	24.0 25.0 26.0	mA mA mA
Clock Frequency ( $\phi_f$ )	$\phi t_r = \phi t_f = 10 \text{ ns, } T_A = 25^{\circ} \text{C}$	DC ·	3.0	1.5	MHz
Clock Pulsewidth $\frac{(\phi_{PW})}{(\phi_{PW})}$	$\phi t_r = \phi t_f = 10 \text{ ns, } T_A = 25^{\circ} \text{C}$	0.300 0.200	0.100	100 DC	μs μs
Clock Pulse Transition $(\phi t_r, \phi t_r)$				1	μs
Data Input Setup Time (t <sub>ds</sub> )	$T_A = 25^{\circ}C$ , $t_r$ , $t_f = 10 \text{ ns}$	70			ns
Data Input Hold Time (t <sub>dh</sub> )	$T_A = 25^{\circ}C$ , $t_r$ , $t_f = 10 \text{ ns}$	50			ns
Load Control Setup (t <sub>ds</sub> )	$T_A = 25^{\circ}C$ , $t_r$ , $t_f = 10 \text{ ns}$	70			ns
Load Control Hold (t <sub>dh</sub> )	$T_A = 25^{\circ}C$ , $t_r$ , $t_f = 10 \text{ ns}$	50			ns
Data Output Propagation Delay from φ in Delay to High Level (t <sub>pdH</sub> )	$T_A = 25^{\circ}C$ , $t_r$ , $t_f = 10$ ns		250	350	ns
Delay to Low Level (t <sub>pdL</sub> )	<u> </u>		250	350	ns


Note 1: Capacitance is guaranteed by periodic testing.

#### typical performance characteristics







#### Guaranteed Input Voltage Levels vs Supply Voltage




#### Typical I<sub>GG</sub> vs Clock Frequency Under TTL Load




Typical Power Supply Current vs Voltage Under TTL Load




## Typical Output Sink Current vs Output Voltage



#### Typical Output Source Current vs Output Voltage



#### switching time waveforms



Note: DC storage is accomplished during  $\phi_{\rm PW}$  time.



## **Shift Registers**

#### MM5061 quad 100-bit static shift register

#### general description

The MM5061 quad 100-bit static shift register is a MOS monolithic integrated circuit using silicon, gate technology to achieve bipolar compatibility. It has a guaranteed operating frequency of 1.5 MHz and an on-chip clock generator.

#### features

- Guaranteed 1.5 MHz operation
- Single TTL compatible clock on chip clock generator

■ Low clock capacitance

10 typ, 14 max.

- Operates from +5V, GND, and -12V
- Configuration


Quad 100-bit


■ Internal recirculate

#### applications

- CRT displays
- Terminals
- Disk and drum replacements
- Buffer memory


#### logic and connection diagrams





Order Number MM5061D See Package 3 Order Number MM5061N See Package 15

#### test circuit



#### truth table

RECIRCULATE CONTROL	FUNCTION
1	Data Recirculates
0	Register Accepts Input Data

#### absolute maximum ratings (Note 1)

+0.3V to -20V Data and Clock Input Voltages and Supply Voltages with Respect to VSS 600 mW @  $T_A = 25^{\circ}C$ 0°C to +70°C Power Dissipation Operating Temperature Range -65°C to +160°C Storage Temperature Range Lead Temperature (Soldering, 10 sec)

#### electrical characteristics

 $T_A$  within operating temperature range,  $V_{SS}$  = +5V ±5%,  $V_{GG}$  = -12V ±10%, unless otherwise specified.

.300°C

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Data Input Level Logical High Level (V <sub>IH</sub> ) Logical Low Level (V <sub>IL</sub> )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> - 10		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	V V
	Data Input Leakage	$V_{IN} = -10.0V$ , $T_A = 25^{\circ}C$ , All Other Pins GND		0.01	0.5	μΑ
	Data Input Capacitance (Note 2)	V <sub>IN</sub> = 0.0V, f = 1 MHz, All Other Pins GND		4.5	6.0	pF
	Recirculate Input Levels Logical High Level (V <sub>H</sub> ) Logical Low Level (V <sub>L</sub> )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> - 10	_	V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	V V
	Recirculate Input Leakage	$V_{IN} = 10.0V$ , $T_A = 25^{\circ}C$ , All Other Pins GND		0.01	0.5	μΑ
	Recirculate Input Capacitance	V <sub>IN</sub> = 0.0V, f = 1 MHz, All Other Pins GND		3.0	6.0	pF
V.	Clock Input Levels Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )		V <sub>SS</sub> - 1.0 V <sub>SS</sub> - 10.0		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 4.2	v V
	Clock Input Leakage	$V_{\phi}$ = -10.0V, $T_A$ = 25°C, All Other Pins GND		0.01	0.5	μА
	Clock Capacitance (Note 2)			10.0	14.0	pF
-	Data Output Levels Logical High Level (V <sub>OH</sub> ) Logical Low Level (V <sub>OL</sub> )	I <sub>SOURCE</sub> = -3.0 mA I <sub>SINK</sub> = 1.6 mA	2.85		V <sub>SS</sub> 0.4	V V
	Power Supply Current (I <sub>GG</sub> )	$T_A = 25^{\circ}C$ , $V_{GG} = -12.0V$ , $\phi_{PW} = 160 \text{ ns}$ $V_{SS} = +5.0V$ , $V_{OL} = 0.8V$ , Data = 0.1.0.1 $V_{DD} = 0.0V$				
		$\phi_f \leq 0.1 \text{ MHz}$ $\phi_f = 2.2 \text{ MHz}$		6.5 13.0	9.0 19.0	mA mA
	(I <sub>DD</sub> )(Note 4)	$ \begin{aligned} \phi_{\rm f} &\leq 0.1 \; \text{MHz} \\ \phi_{\rm f} &\leq 2.2 \; \text{MHz} \end{aligned} $		13.0 15.0	18.0 20.0	mA mA
	Clock Frequency φ <sub>f</sub>	$\phi t_r = \phi t_f \le 10 \text{ ns}$		3.0	1.5	MHz
	Clock Pulse Width $\phi_{\rm PW} = \overline{\phi_{\rm PW}}$	$\phi t_t = \phi t_f \le 10 \text{ ns}$ $\phi t_r = \phi t_r \le 10 \text{ ns}$	0.230 0.200	0.100	10.0 DC	μs μs
	Data Input Setup Time (t <sub>dS</sub> )	1	100			ns
	Data Input Hold Time (t <sub>dH</sub> )		40		1	ns
	Recirculate Setup (t <sub>dS</sub> )	$t_r$ , $t_f \le 10$ ns	100			ns
	Recirculate Hold (t <sub>dH</sub> )	For Load Conditions see	40			ns
	Data Output Propagation Delay from $\phi$	Test Circuit			· ·	
	Delay to High Level (t <sub>pdH</sub> ) Delay to Low Level (t <sub>pdL</sub> )	J		250 250	350 350	ns ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.


Note 2: Capacitance is guaranteed by periodic testing.


Note 3: Positive true logic notation is used: Logic "1" = most positive voltage level; Logic "0" = most negative voltage level.


Note 4: Outputs not loaded when measuring IDD therefore IDD will increase by 1.6 mA for each TTL load (TTL "0" level output).


#### typical performance characteristics












#### switching time waveforms



## **Shift Registers**

#### MM4104/MM5104 dynamic shift register

#### general description

The MM4104/MM5104 360/359, 228/287, 40/32 bit dynamic shift register is a monolithic MOS integrated circuit utilizing p-channel enhancement mode low threshold technology to achieve bipolar compatibility. The register lengths are lengthened or shortened by hard wiring the length select line to V<sub>G</sub> or V<sub>S</sub>. The lengths available are: 40, 288, 328, 360, 400, 560, 688; or 32, 287, 319, 359, 391, 446, 678.

- Multiple length registers Electrically adjustable 360/359, 288/287, 40/32 bit registers
- Wide frequency range 250 Hz min. guar. at 25°C 2.5 MHz max. guar. over temp.

#### features

■ DTL/TTL compatibility


+5V, -12V power supply. No pull-up or pull-down resistors required

#### applications

- Data store
- CRT displays
- Business machine

#### connection diagram


#### Metal Can Package



Order Number MM4104H or MM5104H See Package 24

#### typical applications

#### TTL/MOS Interface



Note:  $V_{GG}$  on pin 3 results in a 288-bit register between pin 7 and pin 4 and a 287-bit register between pins 6 and 4. The unused input (6 or 7) must be returned to  $V_{SS}$ . Also, there is a 32-bit register between pins 1 and 2,  $V_{SS}$  on pin 3 results in a 360 bit register between pin 7 and pin 4 and a 359-bit register between pins 6 and 4. The unused input (6 or 7) must be returned to  $V_{SS}$ . Also, there is a 40-bit register between pins 1 and 2.

#### absolute maximum ratings

Voltage at Any Pin Operating Temperature Range MM4104 MM5104 V<sub>SS</sub> + 0.3V to V<sub>SS</sub> - 22V -55°C to 125°C -25°C to 70°C -65°C to 150°C

300°C

Storage Temperature Range Lead Temperature (Soldering, 10 sec)

#### electrical characteristics

 $(T_A \text{ within operating temperature range, } V_{SS} = +5.0V, \pm 5\%, V_{GG} = -12.0V \pm 10\%, \text{ unless otherwise specified.})$ 

 PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
 Data Input Levels  Logical HIGH Level (V <sub>IH</sub> )  Logical LOW Level (V <sub>IL</sub> )		V <sub>SS</sub> - 2.0 V <sub>SS</sub> - 18.5		V <sub>SS</sub> + 0.3 V <sub>SS</sub> -4.2	v v	
Data Input Leakage	$V_{IN} = -20.0V$ , $T_A = 25^{\circ}C$ , All Other Pins GND		0.01	0.5	μΑ	
Data Input Capacitance	V <sub>IN</sub> = 0.0V, f = 1 MHz, All Other Pins GND, (Note 3)		3.0	5.0	pF	
Length Select Input Levels  Logical HIGH Level (V <sub>LSH</sub> )  Logical LOW Level (V <sub>LSL</sub> )		V <sub>SS</sub> V <sub>SS</sub> - 18.5		V <sub>ss</sub> + 0.3 V <sub>GG</sub>	V V	
Length Select Input Leakage	V <sub>IN</sub> = -20V, T <sub>A</sub> = 25°C, All Other Pins GND	•	0.01	0.5	μΑ	
Length Select Input Capacitance	V <sub>IN</sub> = 0.0V, f = 1 MHz, All Other Pins GND, (Note 3)		6.0	9.0	pF	
Clock Input Levels Logical HIGH Level ( $V_{\phi H}$ ) Logical LOW Level ( $V_{\phi L}$ )		V <sub>SS</sub> - 1.5 V <sub>SS</sub> -18.5		V <sub>SS</sub> + 0.3 V <sub>SS</sub> - 14.5	V V	
 Clock Input Leakage	$V_{\phi} = -20V$ , $T_A = 25^{\circ}C$ , All Other Pins GND		0.05	1.0	μΑ	
Clock Input Capacitance	$V_{\phi} = 0.0V$ , f = 1 MHz, All Other Pins GND, (Note 3)		85	100	pF	
Data Output Leveis Logical HIGH Level (V <sub>OH</sub> ) Logical LOW Level (V <sub>OL</sub> )	I <sub>SOURCE</sub> = -0.5 mA I <sub>SINK</sub> = 1.6 mA	2.4		V <sub>SS</sub> 0.4	V V	
Power Supply Current Igg	$T_A = 25^{\circ}C$ , $V_{GG} = -12V$ , $\phi_{PW} = 150$ ns $V_{SS} = 5.0V$ , $V_{\phi L} = -12V$ , Data = 0-1-0-1					
	0.01 MHz $\leq \phi_{\rm f} \leq$ 0.1 MHz		1.5	2.5	mA	
	$\phi_{\rm f}=1{ m MHz}$		3.5	5.0	mA	
	φ <sub>f</sub> = 2.5 MHz		7.0	10.0	mA	
Clock Frequency (φ <sub>f</sub> )	$\phi t_r = \phi t_f = 20$ ns, (Note 1)	0.01	3.3	2.5	MHz	
Clock Pulsewidth (φ <sub>PW</sub> )	$\phi t_f + \phi_{PW} + \phi t_r \le 10.5 \mu s$	0,15		10	μs	
Clock Phase Delay Times $(\phi_d, \overline{\phi}_d)$	(Note 1)	10			ns	
Clock Transition Time (φt <sub>r</sub> , φt <sub>f</sub> )	$\phi t_f + \phi_{PW} + \phi t_r \le 10.5 \mu s$			· 1	μs	
Partial Bit Times (T) Input Partial Bit Time (T <sub>IN</sub> ) Output Partial Bit Time (T <sub>OUT</sub> )	(Note 1)	0.20 0.20		100 100	μs μs	
Data Input Setup Time (t <sub>ds</sub> )		80	30		ns	
Data Input Hold Time (t <sub>dh</sub> )		20	0		ns.	
Data Output Propagation Delay from $\phi_{\text{OUT}}$	See ac test circuit.		:			
Delay to HIGH Level (t <sub>pdH</sub> ) Delay to LOW Level (t <sub>pdL</sub> )			150 150	200 200	ns ns	

Note 1: Minimum clock frequency is a function of temperature and partial bit times ( $T_{IN}$  and  $T_{OUT}$ ) as shown by the  $\phi_f$  versus temperature and  $T_{IN}$ ,  $T_{OUT}$  versus temperature curves. The lowest guaranteed clock frequency for any temperature can be attained by making  $T_{IN}$  equal to  $T_{OUT}$ . The minimum guaranteed clock frequency is:


 $\phi_{f(min)} = \frac{1}{T_{IN} + T_{OUT}}$  , where  $T_{IN}$  and  $T_{OUT}$  do not exceed the guaranteed maximums.


Note 2: The curves are guaranteed by testing at a high temperature point.


Note 3: Capacitance is guaranteed by periodic testing.


## .


#### performance characteristics
















### switching time waveforms



#### ac test circuit





## **Memory Systems**


Memory and Computer Groups:

OEM Memory Systems 370-Add-On Memory Systems Memory Components MicroComputer Systems Large Computer Systems

#### Memory Technology

National's memory systems take full advantage of the growing technology in semiconductor random access memories. With the 18- and 22-pin 4k RAM now in volume production, this technology already provides higher performance at lower cost than "core" memory. And it promises even greater advantages as National continues to make improvements in speed, compactness, and cost.

World's Largest Memory Supplier At the forefront of semiconductor memory technology and now the world's largest supplier, National produces the most cost-effective memory components and systems available. Since memory specialists at National are aware of OEM and end-user needs within a growing technology, National's OEM memories give you maximum performance with minimum obsolescence. The memories you purchase from National today will be available tomorrow with improved cost-performance ratios reflecting new advances in component technology.



370 "Add-on" Memories Fully committed to the memory system market, National has developed a standard line of IBM-compatible "add-on" semiconductor memories. These memories range in size from 256k bytes for the 370-135 to 8M bytes for the 370-168. Available at lower cost than comparable memories, these systems include "large computer" features such as error checking and correction, CPU "hand-shaking," independent cooling, plug-in compatibility and ultra-high reliability.

#### Memory Specialists

National's memory systems group is staffed by a team of specialists in OEM and end-user memory design and production. Cooperating closely with semiconductor component technologists and computer system specialists, our memory systems group has both the expertise and the technology to provide you with reliable memories utilizing state-of-the-art components at the lowest possible cost.

#### Standard Memories

National's standard product line offers you a selection of reliable memories for a wide range of OEM and end-user applications. Including both "add-on" and "add-in" versions for specific minicomputers and micro-processors, the standard product line features memories designed for core memory card replacement, alphanumeric displays and general use in communications, instrumentation, intelligent terminals, and many other applications. These memory products are described on the following pages.

#### Custom Memories

If the memory you need isn't presently available in our standard line, our memory systems team will design one to meet your specifications. After your first prototypes are built and fully tested, you can either have National build your memory systems or build them in your own plant with a licensing agreement: National will provide the first systems and the design, and you may use National as an alternate source.

#### Reliability

National has an outstanding reputation for reliability, and our memory systems are no exception. *Every* National memory is thoroughly inspected, "burned in" and tested at both the component and system levels before shipment.

#### State-of-the-Art Design

As improved memory technology becomes available, National memories are automatically design-updated. Custom memories are design-updated, with customer approval, with no interruption in production. This assures you of a memory system that is constantly competitive in cost and performance, without additional capital investment or design cost.

#### NS3-1

#### **Bulk Storage Memory**

A compact, 256k byte random access memory system with integral power supply and cooling in a standard 5.25" x 19" rack-mountable enclosure. The NS3-1 combines fully engineered reliability with designed-in flexibility. It is highly cost effective in a wide range of applications, including graphics terminals, PBX, mini- and microcomputers, time-share systems, process control, automatic testers, and medical analyzers.

#### Features

High Speed

280 ns access, 430 ns read or write cycle

Core-Compatible Timing

650 ns cycle

Error Check

and Correction
Parity

Two or four bytes, optional Checking and/or generation One, two, or four byte control 64k byte modules, 256k bytes max.

Byte Control Modular Memory Custom Interface Refresh Control Data Bus

For individual processors
Synchronous or asynchronous
Unidirectional or bidirectional

#### **Modular Design**

The NS3-1 is part of National's growing NS3 family of modular bulk storage systems. These systems are slated for continuous technological update and development of additional compatible modules to provide enhanced performance, capacity and economy.

#### **Specifications**

Capacity

256k x 11 bit bytes maximum 1, 2, or 4 byte words

Operating Modes Read,

Read, Write, Read/Modify/Write;

Partial-Store with ECC option

Cycle Times:

standard

280 ns access, 430 ns cycle,

650 ns split cycle

core-compatible

280 ns access, 650 ns cycle,

750 ns split cycle

ECC option

425 ns access, 650 ns cycle,

795 ns split cycle

Interface Power TTL-compatible

Integral power supply, 115/208 VAC, 50/60 Hz


Dimensions

Standard 19"W x 22.5"L x 5.25"H

Temperature

0-50°C, operating

9




Custom Interface Card-For specially designed interface; breadboard available for customer design

Special Features Card-Offers special options, including ECC, 4-byte word structure, and others


Timing and Control Card-Includes master control, parity and refresh circuits control logic

Memory Storage Cards— Up to four Memory cards, each with 64k bytes, various word structures optional

Enclosure & Power Unit– Standard 5.25" x 19" rack-mountable chassis with integral power supply and cooling. Table-top cabinet and interface cables optional



#### NS11 Memory Series 32K x18 Bits



A family of double-density random access, memory cards that are fully hardware and software compatible with Digital Equipment Corporation's line of PDP11 processors. Direct plug-in replacement memory for models -/04, -/05, -/10, -/34, -/35, -/40, -/45, -/50, and -/55 is available.

#### **Features**

High Speed Double-Density Compatibility 375 ns access, 525 ns full cycle 32k words on a single card

Plug-in replacement; can be intermixed with DEC memory cards

Expandable Parity Bits

To 128k words On card

#### **Specifications**

Capacity Address Operating Modes 32k x 18 bits, expandable to 128k Jumper-select in 32k blocks

Read, Write

Cycle Times:

375 ns for Read, Write or Refresh

full cycle

525 ns for Read or Write Hardware and software compatible with PDP11

series (except PDP11/03) processors

Dimensions Temperature

Interface


Power

Compatible with host system, all voltages ±5% 15.69"W x 8.88"L

0-50°C, operating

NS11/03

#### Memory Card 16K x 16 Bits



A double-density random access memory card that is fully hardware and software compatible with LSI11 and PDP11/03 processors. The NS11/03 is a direct plug-in replacement for four 4k-cards.

#### **Features**

High Speed Double-Density Compatibility

Expandable

Low Power High Reliability 400 ns access, 1100 ns full cycle 16k card replaces four 4k cards

Plug-in replacement; can be intermixed with

DEC memory cards

To 24k or 32k

11.5 W/card

#### **Specifications**

Capacity:

Address

Interface

basic card

16k x 16 bits

8k x 16 bits, by depopulation option

Jumper-selectable in 4k blocks

Read, Write, Read/Modify/Write, Refresh

Operating Modes Cycle Times:

access

400 ns

cycle

1100 ns for Read-Modify-Write,

800 ns for Read, Write or Refresh

Hardware and software compatible with

PDP11/03 series processors Power +5V at 1.1A; +12V at 0.5A

Dimensions


10.44"W x 8.9"L

Temperature

0-70°C.

#### **NS21**

#### Memory Card 16K x 17 Bits



A double-density random access memory card for replacing two 8k cards in the Hewlett-Packard 21MX family of computers. Also for general use, the NS21 features easy flexibility for large or small systems. Use with HP21MX or NS21 Control Card.

#### **Features**

High Speed Double-Density Compatibility 335 ns access, 650 ns cycle 16k card replaces two 8k cards

Plug-in replacement, can be intermixed with HP

memory/control cards

Expandable to 192k words DIP-Switch Address Select

Extended Warranty 1 year

#### **Specifications**

Capacity:

Address

basic card 16k x 17 bits, expandable to 192k

option 8k x 17 bits, expandable to 128k DIP-switch-selectable in 4k blocks

Operating Modes Read, Write, Refresh

Access and Cycle Times:

access 335 ns from address

290 ns from clock


full cycle 650 ns

Interface Standard TTL, hardware and software

compatible with HP21MX series processors

Power  $\pm 5V$ ,  $\pm 12.4V$ ; all voltages  $\pm 5\%$ 

Dimensions 7.75"W x 8.92"L Temperature 0–70°C, operating



Arandomaccessmemory card designed for videographics, computer language storage and other cyclic applications. Special features include programmable address formats, byte select, on-board refresh, and a high speed write-mask mode for video-compatible read/update cycles.

#### **Features**

High Speed Write-Mask Mode Programmable

Format On-Board Refresh

Simple Interface

Self-contained, TTL-compatible, standard NS3 card size

Low Power

35 W/card

**Specifications** 

Synchronous.

Capacity Operating Modes

32k x 16, 16k x 32 (16 bits write) programmable Read, Write or Masked Write (copies only "zeros" or

only "ones" into memory)

380 ns Read or Write cycle

Writes only "zeros" or "ones"

Selects 32k x 16 or 16k x 32 bit

Access and Cycle Times:

read or write

340 ns access, 380 ns cycle

Interface Power


TTL-compatible

Dimensions

+12V, +5V, -5V (optional +15V, +5V, -5V) 11.8"W x 15.4"L

Temperature

0-50°C, operating



A selection of high performance, random access memory cards that use static NMOS RAM's to eliminate clocks and refresh. Designed for simple interfacing and modular flexibility, each 400-Ncardisacompact, self-contained 4kmemory system.

#### **Features**

High Speed Static RAM's Simple Interface Expandable Compact Low Power 300 or 550 ns access time No clocks or refresh circuits Single +5V supply; TTL compatibleI/O 4k x 8, 9 or 10 bits, expandable to 32k 3.93" x 6.3" cards

5 W/card

#### **Specifications**

Capacity:

basic card system

Address
Operating Modes

Cycle Times:

NS400-NS NS400-NH


Interface Power Dimensions Temperature 4k x 8, 9 or 10 bits, optional

Expandable to 32k in 4k increments
Jumper-selectable in 4k blocks

Read or Write

550 ns, Read or Write 300 ns, Read or Write Standard TTL-compatible +5V at 1A, each card 3.93"W x 6.3"L 0-50°C, operating NS400-C series

Memory Cards 4K x 8, 9 or 10 Bits



A selection of compact, self-contained 4k memory cards that use static CMOS RAM's to eliminate refresh and minimize power usage in battery back-up applications. Choice of high speed, low power NS 400-CL version or ultra-low power NS 400-CC version. Simple interfacing, modular flexibility.

#### **Features**

High Speed Static RAM's Simple Interface 400 or 575 ns access time No clocks or refresh circuits Single +5V supply

Expandable 4k x 8, 9 or 10 bits, expandable to 32k

Compact 3.93" x 6.3" cards Less than 450 mW operating, 5 mW Ultra-Low Power

standby (-CC)

Wide Voltage Range

3.5 to 5.5V (400-CC)

#### **Specifications**

Capacity:

basic card 4k x 8, 9 or 10 bits, optional

system

Expandable to 32k in 4k increments Jumper-selectable in 4k blocks

Address Operating Modes

Read or Write

Cycle Times:

400 ns access, 500 ns cycle NS400-CL NS400-CC 575 ns access, 700 ns cycle

Power


NS400-CL +5V; 1.5W, max.

NS400-CC

+3.5V to 5.5V; 0.5W, max.

Dimensions Temperature 3.93"W x 6.3"L 0-70°C, operating

#### NS3000-1 Memory Card 16K x 20 Bits



A versatile random-access memory card, plug-in compatible with MM3000 core memory cards. Switch-selectable options for performance and easy interface. Applications: mainframes, mini and microcomputers, terminals, data entry, etc.

#### **Features**

High Speed 280 ns access, 450 ns cycle Flexibility 1 or 2 byte words, byte control

Expandable To 8-card system

Refresh On-board control circuits; three modes Late data, parity generation, parity check, bi-Special Options

directional bus

Low Power 35W maximum dissipation

#### **Specifications**

Capacity:

each card 16k x 16, 18 or 20 bits or 32k x 8, 9 or 10 bits

128k x 20 or 256k x 10 bits, max. 8-card system Address 3-bit extension, on-board drivers

Operating Modes Read, Write, Read/Modify/Write, Refresh

Access and Cycle Times: 280 ns access

cycle, standard 450 ns full cycle, 650 ns split cycle

cycle, core

compatible 650 ns full cycle, 750 ns split cycle Synchronous, asynchronous or address-keyed refresh Interface TTL-compatible; plug-in compatibility with

MM3000 series

Power Standard +12V, +5V, -5V

Optional +15V, +5V, -15V

**Dimensions** 11.75"W x 15.40"L 0-50°C, operating Temperature



9-11



# The "Make or Buy" Decision

If you can't decide whether to build your own memory or have National build it for you, consider the following reasons why our customers have chosen National Semiconductor Memory Systems:

#### Design Expertise

We specialize in memory systems. Utilizing National's memory expertise leaves your engineers free to do what they do best.

#### Technology Advances

We provide continual design update to guarantee against obsolescence.

#### Component Availability

Our long-lead procurement cycle and secondsourcing of all components assures uninterrupted memory production.

#### Inventory


We minimize your inventory and simplify your purchasing by establishing production rates that match your needs.

#### Quality

Our extensive inspection, burn-in and testing procedures have required substantial investment, but they are essential to guarantee the reliability of National memories.

#### Cost-Performance

Our memories provide the highest performance at the lowest cost.



#### Components Test

- Evaluate devices: Review schematics, design rules, process characteristics, vendor test procedures, in process controls, vendor measured characteristics.
- 2 Characterize devices: Define optimum reliable area of operation (widest operating margins). The process takes 3 to 6 months.
- Generate test specifications: Specifications written around operating margins as defined by component characterization.
- 100% temperature screen test: Component is exercised under full voltage margins at 70°C ambient.

#### System Test

- 9. Single card test to meet specifications: Use fully loaded card tested in macrodata 100 to verify if board is operational and satisfies margins at room temperature.
- 10. Multiple card test at maximum specification ambient: Boards are tested for a minimum of 24 hours (must run error tree) at 70°C.
- 11. Visual inspection and documentation: Visual check of workmanship and check for completness of documentation.



#### DS0025/DS0025C two phase MOS clock driver

#### general description


The DS0025/DS0025C is monolithic, low cost, two phase MOS clock driver that is designed to be driven by TTL/DTL line drivers or buffers such as the DM932, DS8830 or DM7440. Two input coupling capacitors are used to perform the level shift from TTL/DTL to MOS logic levels. Optimum performance in turn-off delay and fall time are obtained when the output pulse is logically controlled by the input. However, output pulse widths may be set by selection of the input capacitors eliminating the need for tight input pulse control.

#### features

- 8-lead TO-5 or 8-lead dual-in-line package
- High Output Voltage Swings-up to 30V
- High Output Current Drive Capability-up to 1.5A
- Rep. Rate: 1.0 MHz into > 1000 pF
- Driven by DM932, DS8830, DM7440 (SN7440)
- "Zero" Quiescent Power


#### connection diagrams

Metal Can Package




Note: Pin 4 connected to case TOP VIEW

Order Number DS0025H or DS0025CH See Package 23




Order Number DS0025CN See Package 12


#### typical application



#### timing diagram



#### ac test circuit





# DS0026, DS0056 5 MHz two phase MOS clock drivers general description

DS0026/DS0056 are low cost monolithic high speed two phase MOS clock drivers and interface circuits. Unique circuit design provides both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. They may be driven from standard 54/74 series and 54S/74S series gates and flip-flops or from drivers such as the DS8830 or DM7440. The DS0026 and DS0056 are intended for applications in which the output pulse width is logically controlled; i.e., the output pulse width is equal to the input pulse width.

The DS0026/DS0056 are designed to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon-gate shift registers, a single device can drive over 10k bits at 5 MHz. Six devices provide input address and precharge drive for a 8k by 16-bit 1103 RAM memory system. Information on the correct usage of the DS0026 in these as well as other systems is included in the application note AN-76A.

The DS0026 and DS0056 are identical except each driver in the DS0056 is provided with a  $V_{BB}$  connection to supply a higher voltage to the output stage. This aids

in pulling up the output when it is in the high state. An external resistor tied between these extra pins and a supply higher than  $V^+$  will cause the output to pull up to  $(V^+ - 0.1V)$  in the off state.

For DS0056 applications, it is required that an external resistor be used to prevent damage to the device when the driver switches low. A typical  $V_{BB}$  connection is shown on the next page.

These devices are available in 8-lead TO-5, one watt copper lead frame 8-pin mini-DIP, and one and a half watt ceramic DIP, and TO-8 packages.

#### features

- Fast rise and fall times-20 ns with 1000 pF load
- High output swing-20V
- High output current drive—±1.5 amps
- TTL/DTL compatible inputs
- High rep rate—5 to 10 MHz depending on power dissipation
- Low power consumption in MOS "0" state—2 mW
- Drives to 0.4V of GND for RAM address drive

#### connection diagrams (Top Views) TO-5 Package Dual-In-Line Package TO-8 Packan **Dual-In-Line Package** OUT B OUT A DUTA Order Number DS0026H Order Number DS0026CN Order Number DS0026G Order Number DS0026J, DS0026CJ or DS0026CG or DS0026CH See Package 12 or DS0026W See Package 23 See Package 25 See Package 9 or 27 TO-5 Package Dual-In-Line Package TO-8 Package Dual-In-Line Package OUTA Order Number DS0056H Order Number DS0056CN Order Number DS0056G Order Number DS0056J or DS0056CH See Package 12 or DS0056CG or DS0056CJ See Package 23 See Package 25 See Package 9

DS1603/DS3603, DS3604, DS55107/DS75107, DS55108/DS75108, DS75207, DS75208 dual line receivers


#### general description

The nine products described herein are TTL compatible dual high speed circuits intended for sensing in a broad range of system applications. While the primary usage will be for line receivers or MOS sensing, any of the products may effectively be used as voltage comparators, level translators, window detectors, transducer preamplifiers. and in other sensing applications. As digital line receivers the products are applicable with the DS55109/DS75109 and DS55110/DS75110 companion drivers, or may be used in other balanced or unbalanced party-line data transmission systems. The improved input sensitivity and delay specifications of the DS75207, DS75208 and DS3604 make them ideal for sensing high performance MOS memories as well as high sensitivity line receivers and voltage comparators. TRI-STATE® products enhance bused organizations.

#### features

- Diode protected input stage for power "OFF" condition
- 17 ns typ high speed
- TTL compatible
- ±10 mV or ±25 mV input sensitivity
- ±3V input common-mode range
- High input impedance with normal  $V_{CC}$ , or  $V_{CC} = 0V$
- Strobes for channel selection
- TRI-STATE outputs for high speed buses
- Dual circuits
- Sensitivity gntd. over full common-mode range
- Logic input clamp diodes—meets both "A" and "B" version specifications
- ±5V standard supply voltages

#### connection diagrams




Order Number DS55107J, DS75107J, DS55108J, DS75108J, DS75207J or DS75208J See Package 9

Order Number DS75107N, DS75108N, DS75207N or DS75208N See Package 14

Order Number DS55107W or DS55108W See Package 27

#### product selection guide

TEMPERATURE→ PACKAGE→	-55°C ≤ T <sub>A</sub> ≤+125°C CAVITY DIP	$0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +70^{\circ}\text{C}$ CAVITY OR MOLDED DIP			
INPUT SENSITIVITY→ OUTPUT LOGIC↓	±25 mV	±25 mV	±10 mV		
TTL Active Pull-up TTL Open Collector TTL TRI-STATE	DS55107 DS55108 DS1603	DS75107 DS75108 DS3603	DS75207 DS75208 DS3604		



Order Number DS1603J, DS3603J DS3604J or DS1603W See Package 9 or 27 Order Number DS3603N or DS3604N

Order Number DS3603N or DS3604N See Package 14





DS1605/DS3605, DS1606/DS3606, DS1607/DS3607, DS1608/DS3608 hex MOS sense amplifiers (MOS to TTL converters)

#### general description

The DS3605 series is a new series of programmable hex MOS sense amplifiers featuring high speed direct MOS sense capability with high impedance states to allow use of a common bus line. The DS1605/DS3605 and the DS1606/DS3606 have TRI-STATE® outputs. The DS1607/DS3607 and DS1608/DS3608 have both TRI-STATE inputs and outputs. High impedance states are controlled by an enable input.

Input current threshold (the level at which the output changes state) is determined by the current at the programming pin. The current threshold is  $100\mu A$  with the programming pin grounded and  $250\mu A$  with the pin unconnected. The threshold can be set from  $100\mu A$  to  $300\mu A$  by connecting a resistor from the pin to ground, and set above  $300\mu A$  by connecting a resistor from the pin to the positive supply.

Outputs are high current drivers capable of sinking 50 mA in the low state and sourcing 5 mA in the high state.

#### features

- Non-inverting inputs (DS1605/DS3605, DS1607/ DS3607)
- Inverting inputs (DS1606/DS3606, DS1608/DS3608)
- No external components required (direct MOS sensing)
- Programmable input thresholds
- Current sensing—100µA minimum
- 50 mA drive capability
- TRI-STATE control
- Single 5V supply
- 15 ns typical propagation delay (DS3605)

#### connection diagram

# 


#### ordering information

ORDER NUMBERS	PACKAGE
DS1605J, DS1606J, DS1607J, DS1608J DS3605J, DS3606J, DS3607J, DS3608J DS3605N, DS3606N, DS3607N, DS3608N	Cavity DIP (J) Cavity DIP (J) Molded DIP (N)

See Package 10 or 15

#### typical application

#### PACE Interface



DS3608 shown as an interface between the PACE microprocessor and TTL data bus and I/O bus.

#### DS3625 dual high speed MOS sense amp


#### general description

The DS3625 is a dual high speed MOS to TTL level converter. It acts as an interface level converter between MOS and TTL logic devices. It consists of two 1-input converters with common strobe input to inhibit "0" entry when strobe is high. It allows parallel entry when strobe is low and the internal latch is preset by the common preset input. TRI-STATE® output logic is implemented in this circuit to facilitate high speed time sharing of decoder-drivers, fast random-access (or sequential) memory arrays, etc.

#### features

- Easily interfaces with most popular 1k and 2k dynamic MOS RAMs
- Pin-for-pin replacement for the 8T25
- Very low output impedance high drive ability
- High impedance output state which allows many outputs to be connected to a common bus line
- Average power dissipation 110 mW per converter

#### logic and connection diagrams



# Dual-In-Line Package STROBE 1 8 V<sub>CC</sub> 7 OUTPUT A 2 INPUT A 3 GND 4 TOP VIEW

Order Number DS3625N See Package 12





#### DS3629 memory driver with decode inputs general description


The DS3629 is a monolithic memory driver which features two 400 mA (source/sink) switch pairs along with decoding capability from four address lines. Inputs B and C function as mode selection lines (source or sink) while lines A and D are used for switch-pair selection (output pair Y/Z or W/X). The DS3629 has the same pin-out and function as the DS75324 except that the source emitter voltage capability has been raised from 3V to 7V. This allows the DS3629 to drive larger memory systems at the same current levels of the DS75324.


#### features

Source emitter voltage of 7V (max) at 400 mA source


- Identical pin-out and function as DS75324
- 400 mA output capability
- High voltage outputs
- Dual sink/source outputs
- Internal decoding and timing circuitry
- Fast switching times
- DTL/TTL compatible
- Input clamping diodes

#### schematic and connection diagrams





TOP VIEW
\*GND 1 and GND 2 are to be used in parallel. Order Number DS3629J See Package 10



Order Number DS3629N See Package 14

Advance Information\*

# DS1640/DS3640, DS1670/DS3670 quad MOS TRI-SHARE<sup>TM</sup> port drivers general description

The DS1640/DS3640 and DS1670/DS3670 are quad MOS TRI-SHARE port drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input current, allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay.

The DS1640/DS3640 has a 15 ohm resistor in series with the outputs to dampen transients caused by the fast switching output circuit. The DS1670/DS3670 has a direct, low impedance output source for use with or without an external resistor.


The DS1640/DS1670 has two address inputs which decode to one-of-four-high outputs. Provisions are made


for address expansion. For example, two packages may be used to implement a three-input, eight-output decoder. Also included is a refresh control, read/write, and strobe input. These functions are required by the MM5270 4k TRI-SHARE MOS RAM.

#### features

- TRI-SHARE port driver for MM5270 RAM
- TTL/DTL compatible inputs
- PNP inputs minimize loading
- Capacitance-driving outputs
- Built-in damping resistor (DS1640/DS3640)


#### logic and connection diagrams





Order Number DS1640J, DS1670J, DS3640J, DS3670J, DS3640N or DS3670N See Package 9 or 14

#### schematic diagram



10



Advance Information\*

### DS1642/DS3642, DS1672/DS3672 dual bootstrapped MOS clock driver general description

The DS1672 is a dual bipolar-to-MOS clock driver designed to provide high output current and voltage capabilities necessary for driving high capacitance (up to 500 pF) MOS memory systems. The circuit needs only one power supply, (12V typical). This feature greatly reduces high stand-by power levels and at the same time simplifies system design.

The circuit also features output bootstrapping capability. This feature eliminates the need for an additional high level supply to provide a higher voltage to the output stage. The function is accomplished by connecting a small value capacitor (typically 200 pF) from each output to each driver's bootstrap pin.


The circuit has Schottky-clamped transistor logic for minimum propagation delay. Typical stand-by power (output low) is 45 mW per driver. A fail-safe condition is provided for in the circuit, so if the input is opened the output assumes the logic "O" state.

The DS1642/DS3642 has a 10 ohm resistor in series with each output to dampen transients caused by the fast-switching output. The DS1672/DS3672 has a direct low impedance output for use with or without an external resistor.

### features


- 15V output voltage capability
- TTL/DTL compatible inputs
- High speed operation
- Bootstrapping eliminates extra supplies—reduces power
- 45 mW/driver stand-by power
- Built-in 10 ohm damping resistor (DS1642/DS3642)

### schematic diagram




### connection diagrams (Top Views)


Metal Can Package



Order Number DS1642H, DS3642H, DS1672H or DS3672H See Package 23



Order Number DS36421 or DS3672N See Package 12



See Package 9
\*Specifications may change.



### DS3643, DS3673 decoded quad MOS clock drivers general description

The DS3643 and DS3673 are quad bipolar-to-MOS decoder/clock drivers with TTL/DTL compatible inputs. They are designed to provide high output current and voltage capabilities necessary for optimum driving of high capacitance N-channel MOS memory systems.

The device features full decoding of input address lines from two inputs to one of four outputs. Also featured is the capability of expanding to three inputs to one of eight outputs with the use of the Expansion and Expansion inputs. Also included are clock and refresh inputs.

The circuit was designed for driving large capacitive loads at high speeds and uses Schottky-clamped transistors. PNP transistors are used on all inputs, thereby minimizing input loading.


The DS3643 has a 10  $\Omega$  damping resistor in series with each output to dampen transients caused by the fast


switching output, while the DS3673 has a direct, low impedance output, for use with or without an external resistor.

### features

- TTL/DTL compatible inputs
- Operates from standard bipolar and MOS supplies
- PNP inputs minimize input loading
- Full logic decoding for either two inputs to one of four outputs or three inputs to one of eight outputs
- High voltage/current outputs
- Input and output clamping diodes
- Control logic optimized for use with MOS memory systems
- Built-in damping resistors (DS3643)

### logic and connection diagrams





Order Number DS3643J or DS3643N Order Number DS3673J or DS3673N See Package 9 or 14

### truth table

		INPUTS					OUT	PUTS	
CLOCK	REFRESH	EXPANSION	EXPANSION	A <sub>2</sub>	A <sub>1</sub>	OUT 1	OUT 2	OUT 3	OUT 4
1	×	×	×	×	. X	0	0	0	0
0	1	×	×	×	×	1	1	1	1
0	0	1	0	0 .	0	1	0	. 0	.0
0	0	1	0	0	1	0 -	1	0	. 0
0	. 0	1	0	1	0	. 0	0	1	0
0	0	1	0	1.	1	. 0	0	0	1 .
0 -	0	1	1	×	×	0	0 '	0	0
0	0	0	1	X	×	. 0	0	0	0
0	0 0		. 0	×	х	. 0	0	0 -	0

X = Don't Care State.

\*Specifications may change.



### DS1644/DS3644, DS1674/DS3674 quad TTL to MOS clock drivers general description

The DS1644/DS3644 and DS1674/DS3674 are quad bipolar-to-MOS clock drivers with TTL/DTL compatible inputs. They are designed to provide high output current and voltage capabilities necessary for optimum driving of high capacitance N-channel MOS memory systems.

The device features two common enable inputs, a refresh input, and a clock control input for simplified system designs. The circuit was designed for driving highly capacitive loads at high speeds and uses Schottky-clamped transistors. PNP transistors are used on all inputs thereby minimizing input loading.

The circuit may be connected to provide a 12V clock output amplitude as required by 4k RAMs or a 5V clock output amplitude as required by 16k RAMs.


The DS1644/DS3644 contains a  $10\Omega$  resistor in series with each output to dampen the transients caused by the fast-switching output, while the DS1674/DS3674

has a direct, low impedance output for use with or without an external damping resistor.

### features

- TTL/DTL compatible inputs
- 12V clock or 5V clock driver
- Operates from standard bipolar and MOS supplies
- PNP inputs minimize loading
- High voltage/current outputs
- Input and output clamping diodes
- Control logic optimized for use with MOS memory systems
- Pin and function compatible with MC3460 and 3235
- Built-in damping resistors (DS1644/DS3644)

### schematic and connection diagrams





### DS1645/DS3645, DS1675/DS3675 hex TRI-STATE® TTL to MOS latch/drivers general description

The DS1645/DS3645 and DS1675/DS3675 are hex MOS latch/drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are used to reduce input currents, allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and TRI-STATE® outputs which allow bus operation.


The DS1645/DS3645 has a 15  $\Omega$  resistor in series with the outputs to dampen transients caused by the fast switching output circuit. The DS1675/DS3675 has a direct, low impedance output for use with or without an external resistor.


The circuit employs a fall-through-latch which captures the data in parallel with the output, thereby eliminating the delay normally encountered in other latch circuits. The DS1645/DS3645 and DS1675/DS3675 may be used for input address lines or input/output data lines of a MOS memory system.

### features

- TTL/DTL compatible inputs
- PNP inputs minimize loading
- Capacitance-driving outputs
- TRI-STATE outputs
- Built-in damping resistor (DS1645/DS3645)

### logic and connection diagrams





Order Number DS1645J, DS1675J, DS3645J, DS3675J, DS3645N or DS3675N See Package 10 or 15

### truth table

INPUT ENABLE	OUTPUT DISABLE	DATA	OUTPUT	OPERATION
1	0	1	0	Data Feed-Through
1	. 0	0	. 1	Data Feed-Through
0	0	х	Q	Latched to Data Present when Enable Went Low
X	1	х	Hi-Z	High Impedance Output

X = Don't care Hi-Z = TRI-STATE mode



### DS1646/DS3646, DS1676/DS3676 6-bit TRI-STATE® MOS refresh counter/driver

### general description

The DS1646/DS3646 and DS1676/DS3676 are 6-bit refresh counters with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input currents. The circuit has Schottkyclamped transistor logic for minimum propagation delay, and TRI-STATE outputs allow it to be used on common data buses.

The DS1646/DS3646 has a 15 $\Omega$  resistor in series with the outputs to dampen transients caused by the fast switching output circuit. The DS1676/DS3676 has a direct, low impedance output, for use with or without an external resistor.

The counter uses as its input the RAM clock signal, and


with each clock input, it advances the count by one, thus generating a new refresh address.

Extra pins in the package are used for a 2-input NAND gate and a 2-input NOR gate, both of which have capacitive drive outputs.

### features

- Circuit counts when clock goes high
- TTL/DTL compatible inputs
- PNP inputs minimize loading
- Capacitance-driver outputs
- TRI-STATE outputs
- Extra gates on unused pins
- Built-in damping resistor (DS1646/DS3646)
- Initialize input

### logic diagram



### connection diagram


### OUT 2 TOP VIEW

Dual-In-Line Package

Order Number DS1646J, DS1676J, DS3646J, DS3676J, DS3646N, or DS3676N See Package 10 or 15

### typical application

The DS1646/DS3646 and DS1676/DS3676 have TRI-STATE outputs which can be tied to the outputs of another TRI-STATE driver. The refresh counter can control the address lines into a memory array during a short refresh cycle, and then return to the highimpedance state to allow the primary driver to control the address lines.





Advance Information\*

### DS1647/DS3647, DS1677/DS3677, DS16147/DS36147, DS16177/DS36177 quad TRI-STATE $^{\odot}$ MOS memory I/O registers

### general description

The DS1647/DS3647 series are 4-bit I/O buffer registers intended for use in MOS memory systems. The circuits employ a fall-through latch for data storage. This method of latching captures the data in parallel with the output, thus eliminating the delays encountered in other designs. The circuits use Schottky-clamped transistor logic for minimum propagation delay and employ PNP input transistors-so that input currents are low, allowing large fan-out to these circuits needed in a memory system.

Two pins per bit are provided, and data transfer is bidirectional so that the register can handle both input and output data. The direction of data flow is controlled through the input enables. The latch control, when taken low, will cause the register to hold the data present at that time and display it at the outputs. Data can be latched into the register independent of the output disables or EXPANSION input. Either or both of the outputs may be taken to the high-impedance state with the output disables. The EXPANSION pin disables both outputs to facilitate multiplexing with other I/O registers on the same data lines.

The "B" port outputs in the DS16147/DS36147 and DS16177/DS36177 are open collectors, and in the


DS1647/DS3647 and DS1677/DS3677 they are TRI-STATE. The "B" port outputs are also designed for use in bus organized data transmission systems and can sink 80 mA and source -5.2 mA. The "A" port outputs in all four types are TRI-STATE.


Data going from port "A" to port "B" is inverted in the DS1647/DS3647 and DS16147/DS36147 and is not inverted in the DS1677/DS3677 and DS16177/DS36177. Data going from port "B" to port "A" is inverted in all four types.

### features

- PNP inputs minimize loading
- Fall-through latch design
- Propagation delay of only 15 ns
- TRI-STATE outputs
- EXPANSION control
- Bi-directional data flow
- TTL/DTL compatible
- Transmission line driver output

### logic and connection diagrams





Order Number DS1647J, DS3647J, DS1677J, DS3677J, DS16147J, DS36147J, DS16177J, DS36177J, DS36177J, DS36177N, DS36177N
or DS36177N
See Package 10 or 15

\*Inverting DS1647/DS3647 and DS16147/DS36147 only



### Interface Advance Information<sup>3</sup>

### DS1648/DS3648, DS1678/DS3678 TRI-STATE® MOS multiplexer/drivers

### general description

The DS1648/DS3648 and DS1678/DS3678 are quad 2-input multiplexers with TRI-STATE outputs designed to drive the large capacitive loads (up to 500 pF) associated with MOS memory systems. A PNP input structure is employed to minimize input currents so that driver loading in large memory systems is reduced. The circuit employs Schottky-clamped transistors for high speed and TRI-STATE outputs for bus operation.


The DS1648/DS3648 has a 15 ohm resistor in series with the outputs which dampens the transients caused by the fast-switching output circuit, while the DS1678/

DS3678 has a direct, low impedance output for use with or without an external resistor.


### features

- TRI-STATE outputs interface directly with system
- Schottky-clamped for better ac performance
- PNP inputs to minimize input loading
- DTL and TTL compatible
- High-speed capacitive load drivers
- Built-in damping resistor (DS1648/DS3648 only)

### logic and connection diagrams




### Dual-In-Line Package



Order Number DS1648J, DS1678J, DS3648J, DS3678J, DS3648N or DS3678N See Package 10 or 15

### schematic diagram





### DS1649/DS3649, DS1679/DS3679 Hex TRI-STATE® MOS drivers

### general description

The DS1649/DS3649 and DS1679/DS3679 are Hex TRI-STATE MOS drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input currents allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and TRI-STATE outputs for bus operation.


The DS1649/DS3649 has a 15 ohm resistor in series with the outputs to dampen transients caused by the fast-switching output. The DS1679/DS3679 has a direct low

impedance output for use with or without an external resistor.


### features

- High speed capabilities
  - Typ 7 ns driving
  - Typ 25 ns driving
- TRI-STATE outputs for data bussing
- Built-in 15 ohm damping resistor (DS1649/DS3649)
- Same pin-out as DS8096 and DS74366

### schematic diagram



### connection diagram




Order Number DS1649J, DS1679J, DS3649J, DS3679J, DS3649N or DS3679N See Package 10 or 15

### truth table

DISABL	E INPUT		CUITNUT			
DIS 1	DIS 2	INPUT	OUTPUT			
0	0	0	1			
0	0	1	. 0			
0	1	×	Hi-Z			
1	0	×	Hi-Z			
1	1	x	Hi-Z			

X = Don't care Hi-Z = TRI-STATE mode

### typical application



\*Specifications may change



### Advance Information\*

### DS3651, DS3653 quad high speed MOS sense amplifiers general description features

The DS3651 and DS3653 are TTL compatible high speed circuits intended for sensing in a broad range of MOS memory system applications. Switching speeds have been enhanced over conventional sense amplifiers by application of Schottky technology, and TRI-STATE® strobing is incorporated offering a high impedance output state for bused organization.

The DS3651 has active pull-up outputs, and the DS3653 offers open collector outputs providing implied "AND" operations.

■ High speed

15 ns (typ)

TTL compatible

Input sensitivity

±7 mV

■ TRI-STATE outputs for high speed buses

Standard supply voltages

±5V

Pin and function compatible with MC3430 and MC3432

### connection diagram

### 

Order Number DS3651J, DS3653J, DS3651N or DS3653N See Package 10 or 15

### truth table

INPUT	STROBE	ou.	TPUT
INPUT	STRUBE	DS3651	DS3653
$V_{ID} \ge +7.0 \text{ mV}$	L	н	Open
$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	, н	Open	Open
$-7.0 \text{ mV} \le V_{1D} \le +7.0 \text{ mV}$	L	×	×
$T_A = 0^{\circ}C$ to $+70^{\circ}C$	Н.	Open	Open
$V_{ID} \leq -7.0 \text{ mV}$	L	Ľ	L
$T_A = 0^{\circ}C$ to $+70^{\circ}C$	Н	Open	Open


L = Low logic state

H = High logic state
Open = TRI-STATE

X = Indeterminate State

### typical applications

A Typical MOS Memory Sensing Application for a 4k word by 4-bit memory arrangement employing 1103 type memory devices



### DS1671/DS3671 bootstrapped two phase MOS clock driver

### general description

The DS1671/DS3671 is a high speed dual MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation and the ability to drive large capacitive loads. The device accepts standard TTL/DTL outputs and converts them to MOS logic levels. It may be driven from standard 54/74 and 54S/74S series gates and flip-flops or from drivers such as the DS830 or DM7440. The circuit can be used in both P-channel and N-channel MOS memory system drive applications.


The DS1671/DS3671 is intended to fulfill a wide variety of MOS interface requirements. As a MOS clock driver for long silicon gate shift registers, a single device can drive over 10k bits at 5 MHz. Six devices provide input address and precharge drive for an 8k by 16-bit 1103 RAM memory system.

Each driver uses output bootstrapping to provide a higher voltage to the output stage, thus eliminating the need for an additional  $V_{\rm DD}$  supply. The bootstrapping function is accomplished by connecting a small value capacitor (typically 200 pF) from each output to each drivers bootstrap node.


### features

- Fast rise and fall times—20 ns with 1000 pF load
- High output swing—20V
- High output current drive-±1.5A
- TTL/DTL compatible inputs
- High rep rate—5 to 10 MHz depending on power dissipation
- Low power consumption in MOS "0" state—2 mW
- Swings to 0.4V of GND for RAM address drive


### connection diagrams



Order Number DS1671H or DS3671H See Package 23




Order Number DS3671N See Package 12




Order Number DS1671J or DS3671J See Package 9

### typical applications



DS3671 Operating with Extra Supply to Inhance Output Voltage Level



Bootstrap Clock Driver Driven from a TTL Gate

\*Specifications may change



Advance Information\*

### DS16149/DS36149, DS16179/DS36179 Hex MOS drivers general description


The DS16149/DS36149 and DS16179/DS36179 are Hex MOS drivers with outputs designed to drive large capacitive loads up to 500 pF associated with MOS memory systems. PNP input transistors are employed to reduce input currents allowing the large fan-out to these drivers needed in memory systems. The circuit has Schottky-clamped transistor logic for minimum propagation delay, and a disable control that places the outputs in the logical "1" state (see truth table). This is especially useful in MOS RAM applications where a set of address lines has to be in the logical "1" state during refresh.

The DS16149/DS36149 has a 15 ohm resistor in series with the outputs to dampen transients caused by the

fast-switching output. The DS16179/DS36179 has a direct low impedance output for use with or without an external resistor.


### features

- High speed capabilities
  - Typ 7 ns driving 50 pF
  - Typ 25 ns driving 500 pF
- Built-in 15 ohm damping resistor (DS16149/DS36149)
- Same pin-out as DS8096 and DS74366



### connection diagram

Dual-In-Line Package




Order Number DS16149J, DS16179J, DS36149J, DS36179J, DS36149N or DS36179N

See Package 10 or 15

### truth table

DISABL	E INPUT	INPUT	OUTPUT			
DIS 1	DIS 2	INPUT	OUTPUT			
. 0	0	0	1			
0	0	1 .	0			
0	1	×	1			
1	0	×	1			
1	1 1		1			
X = Dor	't care					

### typical application



\*Specifications may change.



### DS55109/DS75109, DS55110/DS75110 dual line drivers general description

These products are TTL compatible high speed differential line drivers intended for use in terminated twisted-pair party-line data transmission systems. They may also be used for level shifting since output common-mode range is -3V to +10V. An internal current sink is switched to either output dependent on input logic conditions. The current sink may be turned off by appropriate inhibit input conditions.

### features

■ Tightly controlled output currents over temperature, V<sub>CC</sub>, and common-mode variations

High speed

15 ns max

- Wide output common-mode range
- High output impedance
- Inhibits for party-line applications
- Current sink outputs

6 or 12 mA

- Dual circuits
- Standard supply voltages

±5V

- Input clamp diodes
- 14 pin cavity or molded DIP


### schematic diagram

# INFOT AL COMPUTE TO THE PROPERTY OF THE PROPER

### Note 1: 1/2 of the dual circuit shown. Note 2: \*Indicates connections common to second half of circuit

### connection diagram

### **Dual-In-Line Package**




Order Number DS55109J, DS55110J, DS75109J or DS75110J See Package 9

Order Number DS75109N or DS75110N See Package 14

### typical application

### Party-Line Data Transmission System



\*Specifications may change



### DS55121/DS75121 dual line drivers

### general description

The DS55121/DS75121 are monolithic dual line drivers designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines having impedances from 50 to 500 ohms. Both are compatible with standard TTL logic and supply voltage levels.


The DS55121/DS75121 will drive terminated low impedance lines due to the low-impedance emitter-follower outputs. In addition the outputs are uncommitted allowing two or more drivers to drive the same line.

Output short-circuit protection is incorporated to turn off the output when the output voltage drops below approximately 1.5V.

### features


- Designed for digital data transmission over 50 to 500 ohms coaxial cable, strip line, or twisted pair transmission lines
- TTL compatible
- Open emitter-follower output structure for party-line operation
- Short-circuit protection
- AND-OR logic configuration
- High speed (max propagation delay time 20 ns)
- Plug-in replacement for the SN55121/SN75121 and the 8T13

### connection diagram



Order Number DS55121J, DS75121J, DS75121N or DS55121W See Package 10, 15 or 28

### typical performance characteristics




### truth table


		OUTPUT				
Α	В	С	D	Ε	F	Y
H.	Н	Н	Н	Х	х	н
X	X	Х	Х	Н	Н	н
All	Other	L				

H = high level, L = low level, X = irrelevant

### ac test circuit and switching time waveforms



Note 1: The pulse generators have the following characteristics:  $Z_{OUT} \approx 50\Omega_c$   $t_W = 200$  ns, duty cycle = 50%,  $t_r = t_f = 5.0$  ns. Note 2:  $C_L$  includes probe and jig capacitance.



### DS55122/DS75122 triple line receivers

### general description

The DS55122/DS75122 are triple line receivers designed for digital data transmission with line impedances from  $50\Omega$  to  $500\Omega.$  Each receiver has one input with built-in hysteresis which provides a large noise margin. The other inputs on each receiver are in a standard TTL configuration. The DS55122/DS75122 are compatible with standard TTL logic and supply voltage levels.

### features

- Built-in input threshold hysteresis
- High speed . . . typical propagation delay time 20 ns
- Independent channel strobes
- Input gating increases application flexibility
- Single 5.0V supply operation
- Fanout to 10 series 54/74 standard loads
- Plug-in replacement for the SN55122/SN75122 and the 8T14

### connection diagram

## Dual-In-Line Package Vcc S1 R1 Y1 A3 S3 R3 Y3 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 A1 B1 R2 S2 A2 B2 Y2 GND TOP VIEW

Order Number DS55122J, DS75122J, DS75122N or DS55122W See Package 10, 15 or 28


### truth table

	A	INPI	JTS R	s	ОИТРИТ Ү
Ì	Н	. H	×	×	L
1	×	Х	L	. н	L
1	L	X	Н	X	Н
1	L	Х	X	L	н
1	Х	L.	н	X	н
1	X.	L	X	L	н


H = high level, L = low level, X = irrelevant

B input and last two lines of the truth table
are applicable to receivers 1 and 2 only.

### ac test circuit and switching time waveforms



Note 1: The pulse generator has the following characteristics:  $Z_{OUT} \approx 50\Omega$ ,  $t_w=200$  ns, duty cycle = 50%,  $t_r=t_f=5.0$  ns. Note 2::  $C_1$  includes probe and jig capacitance.





### DS75123 dual line driver

### general description

The DS75123 is a monolithic dual line driver designed specifically to meet the I/O interface specifications for IBM System 360. It is compatible with standard TTL logic and supply voltage levels.


The low-impedance emitter-follower outputs of the DS75123 enable driving terminated low impedance lines. In addition the outputs are uncommitted allowing two or more drivers to drive the same line.

Output short-circuit protection is incorporated to turn off the output when the output voltage drops below approximately 1.5V.

### features


- Meet IBM System 360 I/O interface specifications for digital data transmission over  $50\Omega$  to  $500\Omega$  coaxial cable, strip line, or terminated pair transmission lines
- TTL compatible with single 5.0V supply
- 3.11V output at  $I_{OH}$  = -59.3 mA
- Open emitter-follower output structure for party-line operation
- Short circuit protection
- AND-OR logic configuration
- Plug-in replacement for the SN75123 and the 8T23

### connection diagram



Order Number DS75123J See Package 10 Order Number DS75123N See Package 15

### typical performance characteristics




### truth table

1			INF	UTS			OUTPUT
	Α	В	-C	D	E	F	Y
	н	н	н	Н	×	х	н
	х	· X	Х	Х	Н	Н	Н
	All	Other	L				


H = high level, L = low level, X = irrelevant

### ac test circuit and switching time waveforms



Note 1: THE PULSE GENERATORS HAVE THE FOLLOWING CHARACTERISTICS:  $Z_{OUT}\approx 50\Omega,$   $t_W$  = 200 ns, DUTY CYCLE = 50%.

Note 2: C, INCLUDES PROBE AND JIG CAPACITANCE.



### DS75124 triple line receivers

### general description


The DS75124 is designed to meet the input/output interface specifications for IBM System 360. It has built-in hysteresis on one input on each of the three receivers to provide large noise margin. The other inputs on each receiver are in a standard TTL configuration. The DS75124 is compatible with standard TTL logic and supply voltage levels.

### features

- Built-in input threshold hysteresis
- High speed . . typ propagation delay time 20 ns
- Independent channel strobes
- Input gating increases application flexibility
- Single 5.0V supply operation
- Plug-in replacement for the SN75124 and the 8T24

### connection diagram and truth table

### Dual-In-Line Package




	INP	JTS		OUTPUT
Α	В†	R	S	Y
Н	Н	Х	X	L
X	X	L	H	L.
L	X	Н	X	Н
L	X	Х	L	н
х	L	H	X	н
, X ,	L	X	L	н

H = high level, L = low level, X = irrelevant

TB input and last two lines of the truth table
are applicable to receivers 1 and 2 only.

Order Number DS75124J See Package 10 Order Number DS75124N See Package 15

### typical application





### DS75150 dual line driver general description


The DS75150 is a dual monolithic line driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500 pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and DTL families. Operation is from -12V and +12V power supplies.


### features

- Withstands sustained output short-circuit to any low impedance voltage between −25V and +25V
- 2µs max transition time through the -3V to +3V transition region under full 2500 pF load
- Inputs compatible with most TTL and DTL families
- Common strobe input
- Inverting output
- Slew rate can be controlled with an external capacitor at the output
- Standard supply voltages


±12V

### schematic and connection diagrams





Order Number DS75150N See Package 12



Order Number DS75150J See Package 9

### DS75154 quadruple line receiver general description

The DS75154 is a quad monolithic line receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are in relatively short, single-line, point-to-point data transmission systems and for level translators. Operation is normally from a single 5V supply; however, a built-in option allows operation from a 12V supply without the use of additional components. The output is compatible with most TTL and DTL circuits when either supply voltage is used.

In normal operation, the threshold-control terminals are connected to the  $V_{\rm CC1}$  terminal, pin 15, even if power is being supplied via the alternate  $V_{\rm CC2}$  terminal, pin 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. In this mode, if the input voltage goes to zero, the output voltage will remain at the low or high level as determined by the previous input.


For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing

the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go to the high level regardless of the previous input condition.


### features

- Input resistance, 3 k $\Omega$  to 7 k $\Omega$  over full RS-232C voltage range
- Input threshold adjustable to meet "fail-safe" requirements without using external components
- Inverting output compatible with DTL or TTL
- Built-in hysteresis for increased noise immunity
- Output with active pull-up for symmetrical switching speeds
- Standard supply voltage—5V or 12V

### schematic and connection diagrams



Note: When using  $V_{CC1}$  (pin 15),  $V_{CC2}$  (pin 16) may be left open or shorted to  $V_{CC1}$ . When using  $V_{CC2}$ ,  $V_{CC1}$  must be left open or connected to the threshold control pins.



Order Number DS75154J or DS75154N See Package 10 or 15



### DS75324 memory driver with decode inputs


### general description

The DS75324 is a monolithic memory driver which features two 400 mA (source/sink) switch pairs along with decoding capability from four address lines. Inputs B and C function as mode selection lines (source or sink) while lines A and D are used for switch-pair selection (output pair Y/Z or W/X).


### features

- High voltage outputs
- Dual sink/source outputs
- Internal decoding and timing circuitry
- 400 mA output capability
- DTL/TTL compatible
- Input clamping diodes

### schematic and connection diagrams




### Dual-In-Line Package



Order Number DS75324J See Package 10

### **Dual-In-Line Package**



Order Number DS75324N See Package 14



### DS55325/DS75325 memory drivers general description

The DS55325 and DS75325 are monolithic memory drivers which feature high current outputs as well as internal decoding of logic inputs. These circuits are designed for use with magnetic memories.

The circuit contains two 600 mA sink-switch pairs and two 600 mA source-switch pairs. Inputs A and B determine source selection while the source strobe  $(S_1)$  allows the selected source turn on. In the same manner, inputs C and D determine sink selection while the sink strobe  $(S_2)$  allows the selected sink turn on.

Sink-output collectors feature an internal pull-up resistor in parallel with a clamping diode connected to  $V_{CC2}$ . This protects the outputs from voltage surges associated with switching inductive loads.

The source stage features Node R which allows extreme flexibility in source current selection by controlling the amount of base drive to each source transistor. This method of setting the base drive brings the power associated with the resistor outside the package thereby allowing the circuit to


operate at higher source currents for a given junction temperature. If this method of source current setting is not desired, then Nodes R and  $R_{\rm INT}$  can be shorted externally activating an internal resistor connected from  $V_{\rm CC2}$  to Node R. This provides adequate base drive for source currents up to 375 mA with  $V_{\rm CC2}$  = 15V or 600 mA with  $V_{\rm CC2}$  = 24V.

The DS55325 operates over the fully military temperature range of  $-55^{\circ}$ C to  $+125^{\circ}$ C, while the DS5325 operates from  $0^{\circ}$ C to  $+70^{\circ}$ C.


### features

- 600 mA output capability
- 24V output capability
- Dual sink and dual source outputs
- Fast switching times
- Source base drive externally adjustable
- Input clamping diodes
- DTL/TTL compatible

### schematic and connection diagrams



### Dual-In-Line Package



Order Number DS55325J, DS75325J, DS75325N or DS55325W See Package 10, 15 or 28

### truth table

A	DDRES	SINF	UTS	STROBE	INPUTS	OUTPUTS			
so	SOURCE		INK	SOURCE	SINK	sou	RCE	SIN	ıĸ
A	В	С	D	S1	- <b>S</b> 2	w	×	Y	z
L	Н	×	×	L	н	ON	OFF	OFF	OFF
- Н	L	×	×	L	н	OFF	ON.	OFF	OFF
×	. X	L	н	. н	, Ĺ	OFF	OFF	ON.	OFF
х	X	Н.	L ·	н	L	OFF	OFF	OFF	ON
х	X	х	X	н	н	OFF	OFF	OFF	OFF
н	'H	н	н	×	×	OFF	OFF	OFF	OFF

H = high level, L = low level, X = irrelevant

NOTE: Not more than one output is to be on at any one time.



### DS75361 dual TTL-to-MOS driver

### general description


The DS75361 is a monolithic integrated dual TTL-to-MOS driver interface circuit. The device accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103 and MM5270 and MM5280

The DS75361 operates from standard TTL 5V supplies and the MOS  $V_{SS}$  supply in many applications. The device has been optimized for operation with  $V_{CC2}$  supply voltage from 16V to 20V; however, it is designed for use over a much wider range of  $V_{CC2}$ .


### features

- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- V<sub>CC2</sub> supply voltage variable over wide range to 24V
- Diode-clamped inputs
- TTL and DTL compatible
- Operates from standard bipolar and MOS supplies
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation

### connection diagrams



Order Number DS75361N See Package 12



Order Number DS75361J See Package 9



### DS75362 dual TTL-to-MOS driver

### general description

The DS75362 is a dual monolithic integrated TTL-to-MOS driver and interface circuit that accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103.

The DS75362 operates from the TTL 5V supply and the MOS  $V_{SS}$  and  $V_{BB}$  supplies in many applications. This device has been optimized for operation with  $V_{CC2}$  supply voltage from 16V to 20V, and with nominal  $V_{CC3}$  supply voltage from 3V to 4V higher than  $V_{CC2}$ . However, it is designed so as to be usable over a much wider range of  $V_{CC2}$  and  $V_{CC3}$ . In some applications the  $V_{CC3}$  power supply can be eliminated by connecting the  $V_{CC3}$  pin to the  $V_{CC2}$  pin.

### features

- Dual positive-logic NAND TTL-to-MOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems
- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- V<sub>CC2</sub> supply voltage variable over wide range to 24V maximum
- V<sub>CC3</sub> supply voltage pin available
- V<sub>CC3</sub> pin can be connected to V<sub>CC2</sub> pin in some applications
- TTL and DTL compatible diode-clamped inputs
- Operates from standard bipolar and MOS supply voltages
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation

# TO OTHER DRIVERS Dual-In-Line Package Vec1 Y1 Y2 Vec2 B 7 S S TO OTHER DRIVERS DUAL-In-Line Package Vec1 Y1 Y2 Vec2 A1 Vec3 A2 GRO TO OTHER DRIVERS DUAL-In-Line Package Vec1 Y1 RC Y2 RC Vec2 DUAL-In-Line Package Vec1 RC Y1 RC Vec3 Re Package 12 Dual-In-Line Package Vec1 RC Y2 RC Vec2 IN RC Y2 RC Vec3 RC Y0 RC Vec3 TO OTHER DRIVERS



### DS75364 dual MOS clock driver

### general description

The DS75364 is a dual MOS driver and interface circuit that operates with either current source or voltage source input signals. The device accepts signals from TTL levels or other logic systems and provides high current and high voltage output levels suitable for driving MOS circuits. It may be used to drive address, control and/or timing inputs for several types of MOS RAMs and MOS shift registers.

The DS75364 operates from standard MOS and bipolar supplies, and has been optimized for operation with  $V_{\rm CC1}$  supply voltage from 12–20V positive with respect to  $V_{\rm EE}$ , and with nominal  $V_{\rm CC2}$  supply voltage from 3–4V more positive than  $V_{\rm CC1}$ . However, it is designed so as to be useable over a much wider range of  $V_{\rm CC1}$  and  $V_{\rm CC2}$ . In some applications the  $V_{\rm CC2}$  power supply can be eliminated by connecting the  $V_{\rm CC2}$  pin to the  $V_{\rm CC1}$  pin.

Inputs of the DS75364 are referenced to the  $V_{\text{EE}}$  terminal and contain a series current limiting resistor. The device will operate with either positive input current signals or input voltage signals which are positive with respect to  $V_{\text{EE}}$ . In many applications the  $V_{\text{EE}}$  terminal is connected to the MOS  $V_{\text{DD}}$  supply of -12V to -15V with the inputs to be driven from TTL levels or other positive voltage levels. The required negative level


shifting may be done with an external PNP transistor current source or by use of capacitive coupling and appropriate input voltage pulse characteristics.

The DS75364 is characterized for operation over the  $0^{\circ}$ C to  $+70^{\circ}$ C temperature range.


### features

- Versatile interface circuit for use between TTL levels and level shifted high current, high voltage systems
- Inputs may be level shifted by use of a current source or capacitive coupling or driven directly by a voltage source
- Capable of driving high capacitance loads
- Compatible with many popular MOS RAMs and MOS shift registers
- V<sub>CC1</sub> supply voltage variable over wide range to 22V maximum with respect to V<sub>EE</sub>
- V<sub>CC2</sub> pull-up supply voltage pin available
- Operates from standard bipolar and/or MOS supply voltages
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation

### connection diagrams



Order Number DS75364N See Package 12



Order Number DS75364J See Package 9

### National Semiconductor

### Interface

### DS75365 quad TTL-to-MOS driver

### general description

The DS75365 is a quad monolithic integrated TTL-to-MOS driver and interface circuit that accepts standard TTL and DTL input signals and provides high-current and high-voltage output levels suitable for driving MOS circuits. It is used to drive address, control, and timing inputs for several types of MOS RAMs including the 1103.


The DS75365 operates from the TTL 5V supply and the MOS  $V_{SS}$  and  $V_{BB}$  supplies in many applications. This device has been optimized for operation with  $V_{CC2}$  supply voltage from 16V to 20V, and with nominal  $V_{CC3}$  supply voltage from 3V to 4V higher than  $V_{CC2}$ . However, it is designed so as to be usable over a much wider range of  $V_{CC2}$  and  $V_{CC3}$ . In some applications the  $V_{CC3}$  power supply can be eliminated by connecting the  $V_{CC3}$  pin to the  $V_{CC2}$  pin.


### features

- Quad positive-logic NAND TTL-to-MOS driver
- Versatile interface circuit for use between TTL and high-current, high-voltage systems

- Capable of driving high-capacitance loads
- Compatible with many popular MOS RAMs
- Interchangeable with Intel 3207
- V<sub>CC2</sub> supply voltage variable over wide range to 24V maximum
- V<sub>CC3</sub> supply voltage pin available
- V<sub>CC3</sub> pin can be connected to V<sub>CC2</sub> pin in some applications
- TTL and DTL compatible diode-clamped inputs
- Operates from standard bipolar and MOS supply voltages
- Two common enable inputs per gate-pair
- High-speed switching
- Transient overdrive minimizes power dissipation
- Low standby power dissipation

### schematic and connection diagrams







### DS7803/DS8803, DS8813 two phase oscillator/clock driver

### general description

The DS7803 is a self contained two phase oscillator/clock driver. It requires no external components to generate one of three primary oscillator frequencies and pulse widths. Other frequencies can easily be obtained by programming input voltages. Three sets of outputs are provided: damped and undamped MOS outputs and TTL monitor outputs. The MOS outputs easily drive 500 pF loads with less than 150 ns rise and fall times. In addition the outputs have current limiting to protect against momentary shorts to the supplies.


The DS7803 and DS8803 are available in a 14-lead cavity DIP. The DS8803 is also available in a 14-pin molded


DIP. The DS8813 comes in an 8-pin molded DIP, providing damped MOS outputs only.

### features


- Two phase non-overlapping outputs
- No external timing components required
- Frequency adjustable from 100 kHz to 500 kHz
- Pulse width adjustable from 260 ns to 1.4µs
- Damped and undamped MOS outputs
- TTL monitor outputs


### block and connection diagrams





Order Number DS7803J, DS8803J or DS8803N See Package 9 or 14





### DS7807/DS8807, DS8817 two phase oscillator/clock driver

### general description

The DS7807 is a self contained two phase oscillator/clock driver. It requires no external components to generate one of three primary oscillator frequencies and pulse widths. Other frequencies can easily be obtained by programming input voltages. Three sets of outputs are provided: damped and un-damped MOS outputs and TTL monitor outputs. The MOS outputs easily drive 500 pF loads with less than 75 ns rise and fall times. In addition the outputs have current limiting to protect against momentary shorts to the supplies.


The DS7807 and DS8807 are available in a 14-lead cavity DIP. The DS8807 is also available in a 14-pin molded DIP.

The DS8817 comes in an 8-pin molded DIP, providing damped MOS outputs only.

### features

- Two phase non-overlapping outputs
- No external timing components required
- Frequency adjustable from 400 kHz to 2 MHz
- Pulse width adjustable from 130 ns to 700 ns
- Damped and un-damped MOS outputs
- TTL monitor outputs

### block and connection diagrams





### **App Notes/Briefs**

### THE SYSTEMS APPROACH TO CHARACTER GENERATORS

A huge new market for man/machine interfaces is being created by the increasing availability of low cost data processing through computer time sharing, LSI calculators, minicomputers and digital business and control systems. In turn, the pressure is on to design CRT terminals, displays and teleprinters that are at least as compact and inexpensive as the new data processors.

MOS integrated circuit producers are in the thick of this competition. They have begun making read only memories and shift registers with enough storage capacity to put an appreciable dent in terminal and printer costs. Entire alphanumeric character fonts and CRT refresh channels now can be fabricated as single-chip arrays. Low threshold MOS processes and designs have been refined to make the storage arrays more compatible with bipolar logic and standard power supplies.

These developments have won MOS a place on the alphanumeric side of the readout family tree in Figure 1 (and some inroads are being made on the other side—see Appendix in this App. Note. In fact, MOS has pushed beyond the state of the art. MOS/TTL assemblies can generate characters faster than they can be handled by moderately priced CRT video circuitry or printer mechanisms. However, the increased storage capacity and speed also make higher performance systems feasible. For example, designers are considering larger fonts that make characters more legible. Large fonts have generally been economically impractical in the past because even a small increase in font size can double the memory size needed.

### MOS ROMS AND REGISTERS

Large capacity, high speed, and bipolar compatibility strike directly at the problems involved in lowering data terminal costs. To generate and update readouts with many characters and symbols takes thousands of bits of storage and fast manipulation of data and control signals. If this capability is supplied in a central processor, it must be paid for in the form of central system overhead and communications costs. Using pre-LSI memory techniques in the terminals, however, can easily double the cost of each console.\(^1\)

Storage capacities per MOS chip have increased at least tenfold in the past few years, with comparable reductions in assembly costs. By the close of 1969, MOS/TTL character generators cost about half as much as those built with bipolar devices. The newest ROMs (read only memories) for character generation represent the integration of some 3,000 diodes and 50 packages of IC gates. One terminal manufacturer who made the changeover late in 1969 replaced six large printed circuit boards with one plug-in card.

The largest MOS ROMs mass produced last year stored 1024 and 2048 bits—general purpose sizes used for table lookup, microprogramming and random-logic functions as well as character generation. A typical generator contained three 1024-bit ROMs, such as National Semiconductor's SK0001 and SK0002 kits (see Table 1 and Figures 2 and 3). Generating the standard 64 ASCII-selected characters in a 5 x 7 font requires a storage capac-




Figure 1. Display Family Tree

ity of at least  $5 \times 7 \times 64$ . Each logical "1" bit stored in the ROM produces a black dot on a printout or a bright spot on a CRT screen, and each "0" bit a blank space.

Table 1. ROM Combinations for Various Fonts

FONT	CHARACTERISTICS	PARTS REQUIRED
5 x 7	Raster Scan	SK0001 or MM5240
7 × 5	Vertical Scan static ROM required	SK0002 or MM5241
7×9	Raster Scan	MM5241 (2 required)
9 x 7	Vertical Scan static ROM required	MM5240 (2 required)
8 x 10	Raster Scan	MM5241 (2 required)
10 × 8	Vertical Scan static ROM required	MM5240 (2 required)
9 x 11	Raster Scan	MM5240 (3 required)
11 × 9	Vertical Scan static ROM required	MM5241 (3 required)
12 × 16	Raster Scan	MM523 (6 required)
16 x 12	Vertical Scan static ROM required	MM5241 (4 required)

Two new soon-to-be-announced ROMs are the MM5240, storing 64 x 8 x 5 bits, and the MM5241 storing 64 x 6 x 8 bits. Each chip also contains decoding logic and sense amplifiers (as do the 1024 and 2048-bit chips). Thus, one ROM is ample for a standard 5 x 7 or 7 x 5 font. The added capacity can implement special needs, such as dropping comma tails below the other characters and symbols. But its main purpose is in providing the logic and programming flexibility that enables ROMs to be operated in tandem to generate the larger font sizes indicated in Table 1. The additional capacity costs little in terms of silicon real estate because these devices are made by low-threshold processes with p-channelenhancement mode MOSFETs as the storage elements-the most LSI-able type of MOS.

In the past, when diode matrixes were used as character generators, the  $5\times7$  or  $7\times5$  fonts gave the best cost/legibility tradeoff. Because the new ROMs lower the cost per function, the  $8\times10$  font will probably become the most attractive.

The input-output configurations of the MM5240 and MM5241 are outlined in Figure 4 for a standard ASCII-addressed font. The 6-bit ASCII code words will address any of 64 characters (2<sup>6</sup>). The control logic generates the three additional address




Figure 2a. Three-ROM Raster Scan Character Generators




Figure 2b. Character Generator For Tape Printers and Other Vertical Scan Applications

							CHARA	CTER SE	LECT							
1,	0	0	0	0	0	0	0	0	1	. 1	1	1	1-	1	1	1
12	0	0	0	0	1	- 1	1	1	0	0	0	0	. 1	1	1	1
l <sub>3</sub>	. 0	0	1	1	. 0	0	1	. 1	0	0	1	1	0	0	1	1
14	0	1	0	1	0	1	0	1	0	1	0	1	-0	- 1	0	1.
CHAR.	0	8	4	12	2	10	6	14	1	9	5	13	3	11	7	15

Figure 3a. Raster Scan Character Font

							CHAR	ACTER S	ELECT							
I <sub>6</sub>	. 0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
l <sub>s</sub>	0	0	0	0	.1	. 1	1	1	0	0	0	0	1	1	1	1
l <sub>4</sub>	0	0	1.	1	0	0	1	1	0	0	1	1	0.	0.	1	1 .
13	0	1	0	1	0	1	0	1	0	1	0	1	0	. 1	0	1
CHAR.	. 0	8	4	12	2	10	6	14	1	9	5	- 13	3	11	7	15

Figure 3b. Vertical Scan Character Font

bits needed to select the individual lines or columns of dots that form the characters in the




Figure 4a. MM5240 Raster Scan Character Generator




Figure 4b. MM5241 Vertical Scan Character Generator Element

5 x 7 x 64 dot matrix. The output bits forming each dot line or column are presented in parallel. The parallel outputs are serialized by a TTL register and used to control the CRT beam or the printer mechanism. To simplify the selection process, the ROMs are programmed to generate the lines or columns in the correct sequence when addressed by the sequential outputs of a TTL counter.

As for registers, they became quite popular during 1969 because a CRT refresh memory of up to about 5,000 bits—enough for a display of more than 800 characters—could be built less expensively with MOS dynamic registers than with delay lines. This was achieved with registers containing 200 storage stages per chip. During 1970, dynamic registers up to 512 bits long will go into mass production, giving rise to predictions of significant savings in refresh memory costs. Whether savings that large can actually be realized will depend upon how quickly the new devices catch on and go into volume production.

Aside from cost per function, other pertinent consideration are temperature sensitivity and functional flexibility. In a refresh memory, register outputs are fed back to the inputs. On each recirculation, the data readdresses the ROM, regenerating (refreshing) the display (Figure 5). The recirculation times must correspond to the CRT scanning time to keep the display legible. MOS register delay times are relatively insensitive to temperature variations because they are established by system clock rates rather than physical parameters.

Also, special requirements of data entry and output for display formatting and editing can be implemented much more easily with registers than with physical delay lines. Data bit positions in the recirculation loops are maintained in alignment and can be monitored and modulated precisely by the control logic (one recirculation loop is needed for each data bit—six loops, for example, in an ASCII-addressed system). Data entry and output for display or transmission thus becomes a straightforward exercise in logic design.




Figure 5. Basic Digital Character Generator and CRT Refresh Memory

### BIPOLAR COMPATIBILITY

A dynamic register is one that must be clocked at some minimum frequency. Data is retained in the form of charge storage and the charges would eventually leak out of the storage nodes if not re-established. In contrast, the ROMs being discussed are static devices, generating an output only when addressed. Specifically, they are designed and programmed to be sequenced by TTL ICs. Furthermore, the new generations of ROMs and registers accept and put out bipolar level signals and operate off +5 volt and -12 volt power supplies.

These features eliminate any need for special level-translating circuits between the MOS and bipolar devices. Also, special power supplies are not generally required because ±12V as well as ±5V supplies are usually provided in terminals for other parts of the system. Such compatibility is a convenience and a cost saver in any digital system containing MOS storage subsystems and bipolar logic, since it minimizes the interface and drive complexity. In terminals, though, compatibility is practically essential for efficient operation and lowest cost per function.

First, as the detailed system diagrams show, many of the interconnections have a MOS device at one end and a TTL device at the other, so that a large number of level translators would be needed if they were not compatible.

Second, several control logic operations must occur between memory outputs, and the output-serializing device must operate at least six or eight times as fast as the word (dot line or column) output rate of the ROM. Obviously, if high speed

control logic-preferably TTL MSI devices such as single-chip binary counters and 8-bit parallelinput/serial-output shift registers-were not used, the character generating process would be slowed excessively. This would limit the number of characters that could be displayed in a CRT refresh cycle or printed out in a given time. The new generation of MOS ROMs can deliver up to eight bits in parallel in about 700 nanoseconds, compared with a microsecond or more for last year's models. Logic speeds around 10 MHz are therefore desirable (several times higher than the speed that can be achieved by MOS gates.) Likewise, dynamic registers can now easily be run at rates above 2 MHz-double the speed of early mass produced registers-so the logic controlling refresh storages must also be faster.

The improved compatibility and higher speed are largely due to better design and processing of the input and output stages of the registers and the sense amplifiers of the ROMs. They don't increase the complexity of the MOS circuitry, unlike other techniques for increasing MOS speed, and therefore they have permitted the capacity increases cited.

The net benefit to the system designer of this approach to MOS design is that it enables the system designer to capitalize on the best features of each technology—MOS storage for high density and low cost, and TTL for high speed processing of data and control signals. This is what produces lowest cost per function in most digital systems.

### CRT RASTER SCAN DISPLAYS

The basic refresh mode in Figure 5 limits the number of characters that can be displayed. A better way of generating and refreshing raster scan displays, particularly those with many rows or lines of characters, is outlined in Figure 6. Figure 7 illustrates the timing and logical implementation for a multiple row system.

As before, coded data from a communications link or the console keyboard passes through the registers and addresses the character generator. In these examples, the 6-bit ASCII input and the 3-bit control logic input generate raster scan character formats that allow a conventional TV monitor to be used as a display. Communications codes other than ASCII can be used.

If the ROM contains a  $5\times7$  font, each 5-bit character line output will form five horizontal bright spots on the CRT. That is, each ROM output generates one-seventh of each character in a row of displayed characters. The output is serialized by the TTL register and used to intensity modulate the CRT beam as it sweeps across the screen.




Figure 6. (M-N)+N Technique for Large Page Displays

The refresh memory registers are divided into M-N and N sections to facilitate page displays. M is the total number of characters displayed in several rows (lines of the page) and N is the number of characters in each row. To form such a display with single-loop registers, as in Figure 5, would take seven recirculations of all M data words during each refresh cycle of the CRT. The technique in Figures 6 and 7 only requires high speed recirculation of N bits at a time, with advantages that will be discussed shortly.




Figure 7. Multiple Row Raster Scan Display System



Assume that on the first sweep of the CRT beam, the ROM is being addressed by the six register outputs representing characters  $N_1$ ,  $N_2$ ,  $N_3$ , etc. The first horizontal, 5-dot line of each character in the display row are displayed in sequence. Then the line address inputs to the ROM from the control logic change to their second state at the time that  $N_1$  has completed its recirculation to the N register's outputs. Thus, on the second CRT sweep, the second series of 5-dot lines are displayed horizontally for all N characters. At the end of seven recirculations, the complete row of N characters is on the display.

Now, the contents of the N register are not returned to the input of the N register. Instead, they are fed back to the input of the M-N register and this register is clocked to load the N register with the second group of N characters. The M-N register is then held still while the N register recirculates seven times to generate the second row of characters on the display. After all M characters are on the display, the first group of N characters is reloaded into the N register and the entire process is repeated to refresh the display.

Human factors—chiefly the eye's response time—dictate that the display be refreshed at least 30 to 35 times a second for good legibility. Most designers prefer to refresh at 60 Hz power line frequency because it is generally the most convenient frequency.

Besides generating the line address inputs (that is, the number of recirculations of the N register), the control logic keeps track of the number of dots and spaces in he output bit stream. The spaces between characters in a display row are inserted as "0" bits when the ROM outputs are serialized by the TTL register. The counters also control the loading and recirculations of the MOS registers in the refresh memory subsystem.

A multiple row raster scan display could be generated with the M-loop technique in Figure 5 but. the implementation is difficult and impractical. This technique is more appropriate for single row displays. Using this method of display, all M characters to be displayed must recirculate seven times to generate a 5 x 7 horizontal scan, so all stages of the registers must operate at the full character rate. To form several rows with a single-loop memory requires an interlaced scan rather than an ordinary raster scan. The first series of 5-dot lines are generated by the first N character outputs as before, but the next set of N inputs to the ROM will generate the first group of 5-dot lines in the second row of characters on the display. Therefore, the beam must jump to the new line position. To display four rows of 5 x 7 characters, for instance, would require a staircase generator that would step the beam by the height of nine scan lines (seven dot lines, plus two blank spacing lines between rows) three times after the initial scan. Then, as the second of the seven recirculations begins, the beam would have to be shifted an additional line to start the second series of line scans—and so forth.

The M-N-N technique does not require any more register stages than the M-loop technique and significantly reduces control and drive circuit requirements—again producing a lower cost per function.

### REFRESH MEMORY MODULATION

The technique employed in the M-N-N refresh memory is called "clock modulation". In other applications, it has already been found to significantly reduce total storage costs. It helps minimize power dissipation—in most terminals, the amount of power consumed is unimportant in itself since line power is used, but registers are powered by clock drivers and the cost and complexity of the drive network is certainly important. Furthermore, the technique allows long, very high-density MOS circuits, produced by relatively inexpensive low threshold (bipolar compatible) processes to operate at very high effective character rates.

As shown in Figure 7, the raster scan system uses nine clock intervals to generate a row of characters on the display. Seven are for the high-speed recirculations. During the other two intervals, the first N characters are fed back from the output of the N register to the input of the M-N register while the N register is loaded from the M-N register with a new row's worth of characters. Since two intervals are used for this operation, the registers operate at only half the character rate. The rest of the time, the M-N register is charge-quiescent. Its average clock frequency is only about 11% of the character rate.

In other words, most of the refresh memory (perhaps 90% in a large display system) operates at only half the character rate (say 1 MHz instead of 2 MHz) only two-ninths of the time. The savings in the drive network alone can be judged from the power-frequency plot for a typical MOS dynamic register (Figure 8)<sup>3</sup>. In addition, the designer can




Figure 8. Power vs Frequency Plot of Typical MOS Dynamic Register

increase the number of characters generated per refresh cycle, for a larger display, or increase the number of dot lines, for a larger font, or both.

Remember, though, that dynamic registers must be clocked to retain data. How long can the M-N register be turned off? Long enough for practical applications. The quaranteed minimum frequency is temperature dependent, since temperature affects charge-storage time. The minimum for National Semiconductor's MM-series registers is 500 Hz at 25°C, rising to 3 kHz at 70°C (maximum operating temperature is 125°C, but that is not a display environment). At room temperature, the registers can safely be quiescent for as long as 2 msec. (The typical MM register will actually hold data for 10 msec.) Suppose the N register stores 40 characters and operates at 2 MHz. The quiescent period can be as short as  $40 \times 7 \times 0.5 = 140 \mu s$ . If standard TV raster timing is maintained then the quiescent period will be 7 x 63  $\mu$ s = 441  $\mu$ s. Obviously, the designer has great leeway in character rates, operating temperatures, and register capacities.

Other applications in displays for clock modulation include input-output buffering of data during data reception and transmission, or during display editing and formatting through the console keyboard. The register rates can be adjusted via control logic to accommodate differences between I/O and recirculation rates. Note that the gating in Figure 7 permits data entry under TTL control into either register section.

### CHARACTER GENERATION

The first generally available MOS character generators were kits such as those in Figure 2, using three 1024-bit ROMs (MM521). Although single-chip generators were being developed in 1969, they were in very short supply. The kits cost about half as much as diode generators and thus allowed terminal manufacturers to start the changeover to MOS.

The kits are also a good place to begin describing character generator operation in this application note, because they provide an "exploded view" of multi-ROM generator operation. Similar techniques will be needed to build larger fonts with the new devices. The external gating functions shown in Figure 2 are not needed for these fonts when the MM5240 and MM5241 are used. The "assembly" of the dot patterns is taken care of in the programming of the ROMs. However, to generate a large font, such as 8 x 10 or 12 x 16, with the new ROMs will require operation of two to four ROMs.

Each MM521 in the SK0001 raster scan kit can store 256 4-bit dot patterns. As the inset letter "N" in Figure 2a indicates, the MK001 ROM stores the first four 4-dot line segments of each of the  $5 \times 7$  characters, the MK002 stores 4-bit segments of the other three-dot lines, and MK003 supplies the fifth bit of each of the seven-dot lines. All ROMs are addressed simultaneously.

The 6-bit ASCII code was devised to select 64 (2<sup>6</sup>) characters. However, an 8-bit address is used to

select the dot lines and the 6-bit ASCII code from the 256 (28) word locations in each ROM. These two additional bits are supplied by the A and B outputs of a TTL binary counter DM8533 (SN7493) and the counter's C output is used to commutate the MK001 and MK002. The ROMs are enabled by an output at the TTL logical "0" level. Thus, with the gating shown, the MK001 is enabled during the first four of seven line-rate clock inputs and the MK002 during the remaining three inputs.

The MK003 is continuously enabled by grounding the chip-enabled pin, CE. It must generate a 1-bit output for each of the 7 x 64 dot lines in the 64-character set, which implies a 9-bit address. Rather than produce a special ROM just for this function—which would make it expensive—the MM521 was programmed to generate 256 2-bit outputs from the 8-bit address. The counter's C output simply gates out the unwanted bit.

For a 5 x 7 font, the new single-chip character generators are simply programmed to generate all 5 bits in each dot line, from a 9-bit address. Standard programming provides the 64-character ASCII set, but special characters can be substituted by changing the stored dot patterns. The reprogramming process consists of altering an etching mask that controls gate insultation thickness in the MOS field effect transistors of the storewill not switch when selected by the decoding logic, generating a "0" output from that location.

Figure 9 indicates why the storage capacity of the MM5240 is  $5 \times 8 \times 64$  rather than  $5 \times 7 \times 64$ —each ROM can generate half of the  $8 \times 10 \times 64$  character set. The ROMs can be addressed simultaneously, as before, and be commutated by the



8 x 10 RASTER SCAN CHARACTER




Figure 9. Multiple ROM Character Fonts

control logic to put out the 8-dot horizontal lines in the correct sequence. For very high speed character generation, the addressing of the ROMs can be skewed or overlapped so that the outputs from one are generated while the inputs to the other are being decoded. The only real limitations to the



character generation rates achievable with such techniques are the speed of the bit serializing logic and the bandwidth of the video circuitry.

### CONTROL LOGIC

Starting with the dot/character or dot and space counter in Figure 7, the counter moduli are set to accomplish the following functions:

- The dot and space counter determines the number of horizontal spacing bits between characters in the character row on the display. Its output is loaded into the parallel inputs of the DM8590 serial-in/parallel-out shift register. For a 5 x 7 font, for example, a modulus of six inserts one spacing bit (logical "0" bit) between each 5-dot group in the serialized stream. During line recirculation periods, this counter also drives the N counter at the character shift rate of the N register.
- The N counter causes the line select counter to change state at the end of every recirculation of the row data in the N register. It generates a pulse at intervals of 6N dot clock periods (assuming one spacing bit).
- The line select counter generates seven sets of the three address bits that sequence dot-line selection from the ROM.
- A character line counter is needed in some raster-scan displays to keep track of which page line has just been generated. This time is signified by the C or D output of the line select counter.

Outputs of the first three counters actuate the register clock drivers, keeping the line select bits in synch with the data code. If the line select counter is a 4-bit binary device, eight states are available on the ABC outputs (000 through 111). The D output can be used to provide a ninth state and the reset function. Only seven states are needed for line select, so the eighth and ninth states provide the interval needed for loading the N register from the M-N register, as previously described.

### **VERTICAL SCANNERS AND PRINTERS**

Vertical scan character generators are generally used in hard copy applications. Also, a vertical scan type of character generator can sometimes be more suitable for CRT displays than raster scan.

Displays or printouts of calculators and small business machines often show only numerals and a limited variety of symbols—not enough for a full alphanumeric generator. Such fonts are easily programmed into a small ROM such as the 1024-bit MM522, which stores 128 8-bit words. There's room for 16-5 x 7 dot characters on the chip.

These ROMs are also used in the SK0002 kit for a 64-character ASCII-addressed font (Figures 2b and 3b), which requires the storage of 320 7-dot columns and a 7-bit address. Connected as shown,

the DM8533 TTL binary counter will reset on the count of 16. And with the gating and interconnections shown, the column select cycle is:

Counter Outputs DCB	ROMs Enabled					
DCB						
000	MK004					
001	MK005					
010	MK004					
011	MK005					
100	MK006					
101	reset (instantaneous)					

A CRT beam can be intensity modulated by the serialized output, as in the raster scan technique. However, the electron beam traces either a sawtooth or pedestal-type scan pattern on the screen (Figure 10). Every column of each character in the display line is scanned in sequence, starting at the left-hand side of the screen.

The sawtooth scan is straightforward, but the pedestal scan requires that the bit order be reversed in the second and fourth columns. To do this, the outputs of the MK005 ROM are simply connected to the output buses in the reverse order (i.e., output 1 to bus 7, output 2 to bus 6, etc.).




Figure 10a. Two Techniques for Vertical Scan



Figure 10b. Example of Character Generation Using Pedestal-type Scan.

Long shift registers, operating at relatively slow rates can be used. The character rate—the register shift rate—is no more than 1/6 of the column-select rate for a 5 x 7 font, since the beam traces one complete character before going on the next one. A dot counter loads spacing bits between characters via the TTL shift register, a character counter triggers the sawtooth or pedestal scanning patterns, and a row counter would control positioning of the beam in a page display system.

In the new single ROM (MM5241) version of this system, (Figure 11), a 9-bit address is needed, 6 bits for the ASCII code and 3 bits for dot column select, Since the ROM stores five dot columns for each of 64 characters in a  $5 \times 7$  font, 3 decode line are necessary. Also, the ROMs are programmed differently for sawtooth or pedestal scanning. Because the output pins are committed for all columns, external connections cannot simply be used to reverse output bit order.

Hard-copy printers can use the same fonts as vertical scan CRT displays. MOS registers may be used for data input buffering, but of course refresh registers are not generally required. The character generator output may be used to select some combination of 35 hammers, needles or electrodes that print the  $5\times7$  dot patterns on the paper. One technique for handling the character generator output is shown in Figure 12.

In Figure 12, a TTL counter connected to divide by six (five columns and the blank column space between characters) generates the column select address. The ROM's outputs are accumulated in TTL latches (or held in TTL serial-in/parallel-out shift registers). When all dots for a character are

ready, they are printed. In tape printing applications in which a 7-transducer array sequentially prints or punches a column at a time as the paper moves under the transducers, the ROM outputs can be used as they are generated unless storage is required for some other purpose.

Character generators are not needed for conventional electromechanical typewriters. But MOS ROMs do have a role here—one version of the MM521, for example, is programmed to convert the ASCII communications code into the Selectric code used to control ball-type printers.

### PRINTING APPLICATIONS

The application of character generators in a printing application is normally quite different from that of the display system. Most printers require that a total character font be available before the print is executed. An example of a practical method of accomplishing this (Figure 12) is to sequence the character generator element through the font sequence. Each of the character columns or rows is addressed. The character generator output data at each of these address intervals is transferred into bipolar memory. This




Figure 11. Vertical Scan Display System




Figure 12. Printer Application Block Diagram

memory not only satisfies the memory storage but also the general power buffer which is required between the MOS character generator and the electromechanical on thermo electric printer. In the printer application there may be a requirement to buffer the input data with data storage because of the relative differences in data and printer rates but generally there is no need to retain the printed character intelligence.

The data transfer from the character generator to the bipolar memory in Figure 12 is accomplished by sequencing the column address lines and enabling the appropriate memory simultaneously. Each pair of DM8550s (SN7475s) then contains the data for one of the five columns in a character. The DM8842 (SN7442)—one in 10 decoder provides the decoding functions which are connected to the enable line on the quad latches.

## LARGER, FASTER SYSTEMS

Most low cost terminal designs have been based on the  $5 \times 7$  font because of the high cost of diode matrixes and wideband video circuits. But it is by no means the most legible font. A  $5 \times 7$  font is acceptable for applications in which the display changes slowly, but human engineering studies indicate that it causes severe eyestrain when an operator reads rapidly changing data.

The greatest portion of the discussion has dealt with a 5 x 7 font. A full 64 character display can be coded into a single MOS package. Now that LSI has entered the scene, we see a different trend towards larger, more stylized font. The economy of MOS ROMs will provide the customer with a more legible character font at the present cost of "discrete" character generators. An analysis of the most practical solutions to various fonts are tabulated in Table 2. The part types which have been used to generate a 64 x 7 x 5 raster scan font are the SK0001-3 ROM kit or the MM5240 which is under development. The vertical scan font is satisfied by the SK0002-3 ROM bit or the MM5241 which is under development. If we examine the other possible fonts, these same two monolithic elements will satisfy the requirements if they were  $64 \times 8 \times 5$  and  $64 \times 6 \times 8$  respectively. Therefore, the added memory storage is being incorporated into the MM5240 and MM5241. In some of these cases the font is scanned in the horizontal dimension while in others the font is scanned in the vertical dimension. You find both the 8 x 5 and 6 x 8 elements capable of satisfying the font matrix requirement. Since all the ROMs listed are static by design, there are no special clocking hardships induced with the solution of any of these larger fonts. This is not true for all dynamic ROM solutions.

As mentioned before and shown in the table, the same ROM element is used in both raster scan or vertical scan applications. If we recall the design solutions showing the refresh memory and character generator for a 5 x 7 display, the first thing

which is apparent is that the sequencing of the character generator is different in each of the two basic techniques. In one case the character generator is sequenced at the character rate (raster scan) while in the other case the generator element is sequenced at the column rate (vertical scan) of the font.

Since a display utilizing the vertical scan techniques has input address changes at some multiple of the display character rate, a clocking system for a dynamic ROM character generator must be supplied. This requires the addition of a frequency divider and clock generator which results in a higher system cost when dynamic ROMs are used.

A second consideration which should not be overlooked in systems cost is the compatibility of ROMs in multi-package character fonts. Optimum ROM usage and organization will result in lower systems cost. ROMs will also find applications in micro-programming and code conversion where synchronous operation is preferred.

The 8 x 10 font is much better and 12 x 16 is almost optimum for legibility. Small, lower case characters can be sharply defined, too, and they almost appear to be drawn with continuous strokes.

System designers considering these fonts for low-cost displays run, at present, into CRT cost problems. The least expensive displays are television-type CRTs with limited video bandwidth. Bandwidth also limits the number of characters that can be displayed simultaneously. Not counting the times required for beam retrace and functions other than character generation, which reduce the time available in a refresh cycle for dot handling, the necessary bandwidth is roughly:

- BW = (dots and spacing bits per character)
  - X (characters per display row or page)
  - X (refresh rate)

TV-type CRTs have a maximum bandwidth of about 4 MHz, of which only about 2.5 MHz is generally useful. If one uses a 5 x 7 font with one spacing bit (6 x 7 total) at a 60-Hz refresh rate, each displayed character needs 2.52 kHz of bandwidth, so the limit is about 1,000 characters. In contrast, the new ROMs take as little as 700 nanoseconds to generate a dot line, or about 5  $\mu s$  per character. That's fast enough to generate 200,000 characters a second, or a display of more than 3,000 characters at the 60-Hz refresh rate. The actual dot rate in the serial bit stream to the CRT can approach 10 MHz. And if larger fonts are generated in some multiplexed addressing mode, the required bandwidth can be much higher.

Luckily, these problems are not insurmountable and there are alternatives to using oscilloscope-quality CRTs or storage tubes, which are fine for high performance applications but too rich for low cost terminals.

Obviously, the designer can drop the refresh rates. New CRTs with longer persistence phosphors facilitate this. Also, CRT manufacturers have been responding to the new terminal market by working on bandwidth improvements, and they are apparently going to reach 10 MHz in moderately priced video systems soon.

Finally, the designer is not obliged to display his characters digitally just because he uses a MOS ROM. Don't forget that the ROM is really working as a code converter, generating a 35-bit machine language code from a communications code. The language translation can be whatever the situation requires.

All that need be done is update methods used in analog displays, which form characters with strokes rather than dot lines or columns. The ROMs can be programmed such that the bit outputs, when integrated, control X and Y ramp generators. The slopes of the ramp functions are determined by the number of bits in a sequence and the lengths are determined by the locations chosen for turn-off bits. As in the vertical scan technique, the ROM is addressed at the character

Even though some characters can be formed with one or two strokes (I, L, etc.), equal time should be given to all characters in a page display to keep the character rows aligned. A standard sized area of the MOSFET array, such as  $6\times8$  or  $5\times8$  should be used for each character. Most patterns would thus be a combination of stroke and nostroke outputs. The single-chip fonts have an 8-stroke capacity for each of 64 characters which is more legible than the standard segmented type of instrument readout, since slant lines could be generated wherever needed.

## **APPENDIX**

## WHAT ABOUT INSTRUMENTS AND CONTROLS?

While it is safe to predict that 1970 will be "the year of the MOS" in alphanumeric terminals, MOS applications in numeric readouts are just beginning to emerge.

A new device with considerable promise in this field is a high voltage, MOS static shift register, the MM5081. Developed by National, it has a TTL-compatible serial input, 10 parallel outputs that can stand off –55V, 10 latching-type storage stages, and a serial output.

This novel combination of functions means that the MM5081 can drive lamps, numeric indicator tubes, filament tubes in segmented number and symbols displays, electroluminescent panels, and the new gas-cell arrays. In short, it provides MOS with a good foothold on the numeric side of the readout family tree in Figure 1.

The register stages can either shift the bits to the serial output for recirculation or store the data indefinitely. Hence, displayed characters can be swept along a line of indicators, "frozen" on a stationary display, or made to reappear periodically at any desired repetition rate.

A code-converting/character-generating ROM can be placed at the register input, to display numbers and symbols or alphanumerics. A designer can get almost as much flexibility from a lamp or panel display as from a CRT display. In fact, the first application of the MM5081 is controlling a matrix of neon lamps in a moving billboard display.

Some applications for character generators in instruments are also cropping up. Displaying range scales on an oscilloscope is a good idea that can be improved upon with the new ROMs. The display frees the operator of the chores of mentally calculating scale factors and manually writing these on scope photos. With an alphanumeric font, the camera can also record information such as test conditions, date and time of test, identification numbers, etc. Photo sequences and the data needed to analyze the curves can be coordinated automatically.

Similarly, a ROM can be programmed to display standard curves for go-no-go equipment checkout operations. For example, if a radar's pulse amplifier should have certain output characteristics, the ROM generates the correct output curves through a digital-to-analog converter and stroke generator. When an actual operating characteristic and the reference curve are displayed simultaneously, the operator can tell at a glance whether the radar is functioning properly. Many curves or general purpose curve segments can be programmed into a ROM and picked out as needed with selector switches or a ROM microprogrammer.

ROMs can be programmed as lookup tables, random-logic synthesizers, encoders, decoders, and microprogrammers as well as character generators. A single ROM can perform limited combinations of these functions, virtually qualifying it as a microcomputer. It has been suggested that this capability be used in control panels to perform functions like actuating an alarm when a transducer level goes out of range and initiating corrective action. ROM addresses can be derived from digital meter circuitry. In multi-point measuring systems, this would provide the solid state equivalent of a rack of meter relays.

## **DEFINITIONS OF DISPLAY TERMS**

Font: A set of printing or display characters of a particular style and size. A typical dot-character font is  $5\times7$ , referring to the number of dot locations per character.

**Dot Character:** A character formed by a pattern of bright dots on a CRT screen or dark spots on hard copy, rather than by continuous strokes. The dot

11

pattern corresponds to bit-storage patterns in a digital memory.

Column: In a dot character matrix for vertical scanning, a column is a vertical series of dots. On a page display, a column contains several vertically aligned characters. In this article, a column refers to a dot column.

Row: A horizontally aligned group of characters on a display.

**Line:** In this report, line refers to the number of dots displayed in a single scan when a raster scan character is generated. In a  $5 \times 7$  dot character, there are seven lines of 5 dots each.

Page: A display consisting of several rows of characters, corresponding to lines on a printed page.

Raster Scan: See Figure 9.

Vertical Scan: Two types of CRT vertical scans are shown in Figure 10. In hard copy applications, the dots in a column or character may be printed simultaneously by the printing transducers rather than being scanned.

Sawtooth Scan: See Figure 10. Pedestal Scan: See Figure 10.

**Dynamic Element:** A digital device that must be clocked. A dynamic shift register must be clocked to retain data. A dynamic ROM is clocked to decode the address and generate an output.

Static Element: A device that does not have to be clocked to retain data. A static ROM uses direct coupled decoding for bit selection and static output buffers.

#### REFERENCES

- 1. A.D. Hughes, *Desired Characteristics of Automated Display Consoles, Proc. Society for Information Display*, Vol. 10, No. 1, Winter, 1969.
- 2. Dale Mrazek, *MOS Delay Lines*, Application Note AN-25, National Semiconductor, April, 1969.
- 3. Dale Mrazek, Low Power MOS Clock-Modulated Memory Systems, Application Note AN-19, National Semiconductor, April, 1969.
- 4. Floyd Kvamme, Standard Read Only Memories Simplify Complex Logic Design, Electronics, January 5, 1970.



# **App Notes/Briefs**

## HIGH VOLTAGE SHIFT REGISTERS MOVE DISPLAYS

There was a time when one had to go to Times Square or Picadilly Circus to see a moving lamp display. But now they're going into stadium scoreboards, stock brokers' offices, waiting rooms and many other places where an attention-getting manmachine interface is wanted.

Naturally, display designers would like to make the control and drive circuitry more compact and less expensive. What's needed to replace the banks of discrete switching devices is storage and switching high-voltage circuits in monolithic form. That's exactly why National developed the MM5081 high-voltage MOS shift register.

This unusual IC is the first MOS device capable of driving gas-discharge tubes and other high-voltage display elements without going through a bipolar buffer such as a transistor or SCR. Moreover, it can 'walk" the message around and around the display when operated in a recirculating mode. The latter feature provides a clear-cut division between system functions - the MM5081's take on the responsibility of display operation per se, while the system logic need only format messages and control updating by invading the registers. In other words, the main system logic need pay only intermittent attention to display operation. If the main system is a data-processing computer, for instance, it can handle the display like any other peripheral. Relieved of responsibilities for moving and refreshing the display, the main system can do more data processing between display updates.

#### REGISTER PLUS SWITCHES

Figure 1 shows in simplified form how one MM5081 would be connected to drive a bank of 10 neon lamps. A data bit stream is entered into the serial input and shifted at the clock rate to the serial output. Then, it can be routed back to the input and recirculated to repeat the display motion.

The states of the data bits circulating through the register control the switching of the MOS output transistors. When a bit in the true state (MOS logical "1") is being stepped down the 10 register stages, the lamps will turn on and off in sequence at the register clock rate. In this mode, the clock rate is the display rate. A typical display rate will move the light along by no more than two or three lamps per second, making any message displayed on parallel rows of lamps easy to follow and read. A latch-type register cell that can shift at frequencies to DC and a single-phase clock input are used in the MM5081 to achieve this effect. However, the logic formatting the data for display will have to run at some higher rate. If the control system has other functions as well, it may be desirable to load the register at a clock rate in the hundreds of kilohertz. At such a high rate, the bit stream flashes by the 10 parallel output switches too rapidly to see the lamps being turned on. After loading, when the main system logic is freed, the clock rate is dropped to the display rate and the message is seen. The message simply recirculates at the display rate until new data is ready for loading.




FIGURE 1. Block Diagram

The use of high-speed logic for control is facilitated by making the MM5081 with low-threshold, p-channel, enhancement-mode MOS transistors. As a rule, a low threshold device allows data to be entered at bipolar logic levels.

The output transistors do not need a large gatevoltage change to turn on and off. They are also low-threshold devices in this sense. But they have to withstand transients up to 100 volts and stand off steady state voltages up to 55V to operate lamp-type displays reliably. Adequate gate logic voltages for the output transistors must be ensured to make the lamps glow brightly when they should be on or to make them free of any residual glow due to switch leakage when the switching transistors are turned off. That is, a low RON and high ROFF must be ensured despite very high voltage on the MOSFET drains. Because a pullup resistor is used, the input gate should be a TTL or DTL device with an uncommitted-collector output able to withstand at least 10V. Among such devices are the DM8810, DM8811 or DM7426 (SN7426) quad NOR-gates, or the DM8812 hex inverter, All these TTL devices will stand off to 14V.

The other two gates used in the input switch can be any TTL or DTL types. The arrangement shown

brings the serial output back to the serial input through the top gate when the "new data enable" line is low (DTL/TTL logical "0") or permits the registers to be reloaded with new data when the enable line is high. A pull-down resistor is placed on the register output to handle 1.6 mA the current sinking required for operation of the TTL or DTL recirculation control gate.

#### TICKER-TAPE DISPLAY

A straightforward type of moving lamp display is illustrated in Figures 2 and 3. Simple messages such as CALLING DR. CASEY... CALLING DR. CASEY... DR. CASEY. PLEASE REPORT TO SURGERY... or stock quotes, or a series of instrument readings would be displayed as 7X5 characters by this system. That is, each character would be a lighted lamp pattern selected from a moving matrix seven lamps high by five lamps with a moving column of lamps turned off between characters. The off column is a space bit in each lamp row.

Assume that the display is long enough for 33 characters. Each row requires 33X6 lamps and 198 register stages. Each row is a cascade of 20 MM5081's. The input of the first register and the




FIGURE 2. 7XN Bit Shift Register and Display

output of the last register are connected as in Figure 1, and the registers in between are simply daisy-chained by connecting each serial output to the next serial input. All seven rows would use 140 register packages.

The character data for this type of system can be formatted by a standard character generator. For instance, the standard ASCII code can address a bipolar compatible read-only memory such as National's MM5241AA, which is programmed to generate 5X7 dot-type characters for CRT display. However, in the lamp display system, the display refresh function is handled without an additional memory. The column bits are entered in each register chain, as before, through the input gating at a rate determined by the clock rate supplied the MH0025C clock driver. The MH0025C is a two-phase driver. However, since the MM5081 takes a single-phase clock input (converted to a two-phase clock inside the register package), only one of the dual drivers in the MH0025C package is shown (the other half can be used to share the clock-drive load).

After the registers are loaded, the clock into the driver is dropped to a frequency of 2 Hz, if the register was loaded at a higher frequency. This rate is stabilized by the coupling capacitor C<sub>C</sub>. The coupling capacitor on this type of driver determines the maximum pulse width, but the minimum pulse width is established by the clock signal. So, at the lower frequency, the characters sweep smoothly from right to left across the display lamps. They repeat the message every 100 seconds because 200 register stages are in each of the seven parallel rows.

Both the clock driver and the registers operate off the 10V and -6V power supplied.




FIGURE 3. System Block Diagram

## DISPLAY DRIVE

The high voltage supply (shown in the block diagram in Figure 3) is generated from a high voltage

switch. The purpose is to limit the current and voltage across the lamps and the MOS output transistors to ensure that they operate reliably and have long lives. Also, the method reduces power consumption and allows lower power, inexpensive high-voltage power supplies to be used.

The high-voltage switch seen in Figure 3 and detailed in Figure 4 switches at a rate of 50 Hz and a duty cycle of 25%. Thus, when any of the MOS output transistors is on, the lamp that is "on" during that 250 msec display-rate interval (100% duty cycle at 2 Hz) is actually on for only 5 msec at a time. Then it turns off for 15 msec. This refresh rate was chosen because it provides a good lamp intensity with no apparent flicker.




FIGURE 4. High Voltage Switch

The -125V supply turns on the lamps, and the -45V supply turns them off. But what is actually being used is the voltage difference, or bias. Most glow-discharge lamps require a 65V starting voltage and a 60V holding voltage. The switch keeps the lamps alternating between these levels while the MOS transistors are on, but imposes a maximum voltage of only -65V on the MOS transistors (that is, 125-60V) for the 5 msec "on" time. The MM5081 can easily take this – the spec allows -100V at 60 Hz (or 16.66 msec) and they are stress-tested to this level.

#### INDUSTRIAL DISPLAYS

The characters displayed can be any kind of symbol within the resolution of the lamp array — from letters to cartoon characters — and within the flexibility of the controls. Getting patterns to move back and forth while changing shape is technically feasible, but would require complex clocking techniques to put the bits in the desired location. Static pictorial displays would be fairly simple to implement, merely requiring loading of the registers at a high rate followed by storage at a DC display rate for the desired time. Although the characters would appear static, the high-voltage switch would keep the actual duty rate low.

11

There are many potential new applications for moving-lamp displays in industrial control systems. Functions such as process flow rates through several feeder pipelines or subassembly line rate in an assembly plant, cannot easily be set up on a CRT display. Complex computer graphic techniques or very expensive multi-gun displays may be needed.

The clock rates and lengths of a number of rows of lamps can readily be adjusted by hand-operated controls, such as voltage-controlled oscillators and gating between registers chosen by selector switches. Any feeder-line display rate that can be represented by the display rate could therefore be varied at a compressed scale of time and distance until the display operator arrived at the optimum balance

of rates. This is a visual approach to a problem that generally requires complex mathematics and analog computers to solve.

Nor do the rows of lamps have to be aligned. Individual rows might represent route sections in a transportation network between junctions. By driving each section at a display rate simulating the speed of a particular train, and switching the "train" of moving lights from row to row via switches at the junctions (serial output to serial input register connections), control personnel could simulate system operation. Problems such as tie-ups—or worse—at junctions could be worked out by varying display rates for the trains whose schedules conflicted.



# **App Notes/Briefs**

## LOW FREQUENCY OPERATION WITH DYNAMIC SHIFT REGISTERS

In many dynamic shift register applications, it is advantageous to operate the circuit at low clock frequencies or in clock burst modes where high frequency clock rate periods are followed by long intervals in which the clocks are absent. To insure that his system will operate correctly under these conditions, the designer should be aware of the limitations of the type of shift register he is using.

There are two basic forms of dynamic shift register cells: the ratioless and the ratio. The ratioless circuit of Figure 1a is based on a capacitor precharge concept. During  $\phi_{IN}$  clock time, node B is precharged by transistor  $Q_3$ ; i.e.,  $Q_3$  is turned on by  $\phi_{IN}$ , creating a low impedance path from node B to  $V_{GG}$  which charges the node capacitor  $C_2$  to a negative voltage. Data is coupled at the same time through transfer transistor  $Q_1$  to node A, the gate of  $Q_2$ . If the incoming data is a positive or "0" level,  $Q_2$  will be in a high impedance off state, and node B will charge to a negative voltage one threshold more positive than the  $\phi_{IN}$  clock amplitude.

When  $\phi_{\text{IN}}$  returns to a positive level.  $Q_3$  is shut off, isolating the precharged voltage of node B. The stored charge of node B, coupled with an additional increment contributed by  $C_4$ , redistributes between nodes B and C when the  $\phi_{\text{OUT}}$  clock turns on transistor  $Q_4$ . The redistributed charge develops a negative voltage "1" level across  $C_3$  which becomes isolated when  $\phi_{\text{OUT}}$  returns to a "0" level. The "1" level turns on  $Q_5$ , resulting in a low impedance path between the output of the cell and  $V_{\text{SS}}$ , establishing a "0" level at the output.

In the ratioless cell, there are two nodes which become isolated from any charge replenishing source during normal operation of the circuit: nodes B and C. These are the nodes which establish the low frequency limitations of the cell. In most designs node C, the gate of the logic transistor  $\Omega_5$ , is the limiting node because total capacitance is less. If we had assumed the initial data coupled by  $\Omega_1$  during  $\phi_{IN}$  to be a "1" level, then node A would of course be the limiting node of the cell.




FIGURE 1a. Ratioless Dynamic Shift Register Cell




FIGURE 1b. Ratio Type Dynamic Shift Register Cell




FIGURE 2. Timing Diagram For Two Phase Dynamic Shift Registers

The ratio dynamic shift register cell of Figure 1b has only one isolated node which limits minimum frequency operation. It, like the ratioless cell, is the gate node of the logic transistor. The ratio cell does not rely on stored precharge to establish a "1" level on a succeeding logic gate mode. If a "0" level had been transferred to node A of the ratio cell by  $\Omega_1$  during  $\phi_{\rm IN}$  time,  $\Omega_2$  would be off. A  $\phi_{\rm OUT}$  "1" level would turn on  $\Omega_3$  and  $\Omega_4$  creating a charging path between node C and V<sub>DD</sub>, resulting in a "1" level at node C. The node would be isolated by  $\Omega_4$ , just as in the ratioless cell, when  $\phi_{\rm OUT}$  returns to a "0" level.

If the data coupled by  $Q_1$  had been a "1", both  $Q_2$  and  $Q_3$  would be on during  $\phi_{OUT}$  time. To

establish a "0" at node B in that case, an electrical ratio between the on impedance of  $\Omega_2$  and  $\Omega_3$  must be considered by the cell designer.

Charge must be stored at the logic transistor gate node of the ratioless cell for the period of time between leading edges of the two phase clocks. This is because no charge enters the node B and C network after the leading edge of the transfer clock ( $\phi_{\rm OUT}$ ) and there is no way for charge which leaks off the nodes to be replaced. This portion of the clock period is defined as a Partial Bit Time. The Partial Bit Time between the leading edge of  $\phi_{\rm IN}$  and the leading edge of  $\phi_{\rm OUT}$  is the T $_{\rm IN}$  period, and the time between the leading edge of  $\phi_{\rm OUT}$  and the leading edge of  $\phi_{\rm IN}$  is  $T_{\rm OUT}$  (Figure 2).

The period of the minimum operating frequency is the sum of the two, or

$$\phi_{f}(MIN) = \frac{1}{T_{IN} + T_{OUT}}$$
 (1)

Obviously the lowest operating frequency can be attained when  $T_{\rm IN}$  and  $T_{\rm OUT}$  are each at their maximum limit and therefore equal. This says that for minimum frequency, 50% clock phasing should be used, i.e., the clocks should be equally spaced within the bit time.

The ratio cell has a similar storage requirement, but with one difference. During the time the transfer clock  $(\phi_{\rm OUT}$  in Figure 1b) is on, a source of charge is available to node C through the ON transistors  $Q_3$  and  $Q_4$ , assuming  $Q_2$  is OFF. Therefore, charge must be stored on the critical capacitor  $C_2$  only after the transfer clock has returned to a "0" level, and isolated the node. This required storage time is usually referred to as Clock Phase Delay Time  $(\phi_d)$ . The phase delay time between the trailing edge of  $\phi_{\rm OUT}$  is  $\phi_d$ ; the time between the trailing edge of  $\phi_{\rm OUT}$  and the leading edge of  $\phi_{\rm OUT}$  and the leading edge of  $\phi_{\rm OUT}$  and the leading edge of  $\phi_{\rm OUT}$  and the leading edge of  $\phi_{\rm OUT}$  and the leading edge of  $\phi_{\rm IN}$  and the legion (Figure 2). Minimum clock operating frequency is:

$$\phi_{\rm f} \, ({\rm MIN}) \, = \, \frac{1}{\phi_{\rm IN} \, {\rm PW} + \phi_{\rm d} + \phi_{\rm OUT} \, {\rm PW} + \overline{\phi}_{\rm d}} \qquad (2)$$

assuming clock rise and fall time  $<<\phi_{PW}$ .

Optimum low frequency operation can be obtained when the clock pulsewidths and phase delays are maximized and made equal. In most cases this would mean 10  $\mu$ s clock pulsewidths and 50% clock phasing. For power or system application reasons it is usually not convenient to use such wide pulsewidths, and the minimum clock frequency is simplified to

$$\phi_{\rm f} \, ({\sf MIN}) \, \cong \, \frac{1}{\phi_{\rm d} + \overline{\phi}_{\rm d}} \,$$
 (3)

assuming  $\phi_{PW} \ll \phi_d$  or  $\overline{\phi}_d$ .

Maximum Partial Bit Times and Clock Phase Delays for a given circuit are a measure of the ability of the critical nodes within the cell to store a minimum voltage level. Charge is usually lost due to leakage currents associated with the semiconductor junctions of the nodes. The total reverse leakage current for a p-n junction is the sum of three components; the bulk diffusion current, charge generation current and surface leakage current. Within the normal operating junction temperature range of MOS shift registers (-55°C to 150°C), the charge generation current is the primary component of leakage. Charge generation is usually attributed to recombination centers within the depletion layer of the junction. Leakage current generated in this manner is usually approximated by the expression

$$I_{L} = KT^{3/2} \epsilon - 7020/T$$
 (4)

Where T = Junction temperature. K

K = Proportionality constant

I<sub>1</sub> = Leakage current of P-N junction

Therefore Partial Bit Times and Clock Phase Delays will be a definite function of temperature. Figure 3 shows a curve for Partial Bit Times as a function of temperature for a typical shift register using a ratio-less cell. Figure 4 gives the corresponding minimum operating frequency versus temperature for two cases: when  $T_{\rm IN} = T_{\rm OUT}$  (50% clock phasing), and when one of the Partial Bit Times is minimized, the other maximized. Minimum Partial Bit Time is:

$$T_{(MIN)} = \phi PW_{(MIN)} + \phi_{tr} + \phi_{tf} + \phi_{d(MIN)}$$
 (5)

Any Partial Bit Time between minimum and maximum at a given temperature can be used. The minimum clock rate would be calculated using Equation 1.




FIGURE 3. Maximum Partial Bit Time vs Ambient Temperature




FIGURE 4. Minimum Clock Frequency vs Ambient Temperature

If the shift register utilizes a ratio cell, a curve identical to Figure 3 could be used to obtain maximum Clock Phase Delays for any required temperature. Equation 2 or Equation 3 could then be used to calculate minimum clock frequency at that temperature.

11

The shift register user can often increase his margin of safety when operating at low frequency, or for long periods of time with the clocks stopped, by designing the system with that operation in mind. The ambient operating temperature of the registers should always be minimized. The cell requires a minimum voltage at the critical node to operate, and the time to discharge the node to that value is dependent upon the initial voltage, as well as capacitance and leakage:

$$t_{d} \approx \frac{C_{NODE} \left(V_{INITIAL} - V_{MIN}\right)}{I_{L}} \tag{6}$$

 $t_d = T_{IN}$  or  $T_{OUT}$  for ratioless cells;

=  $\phi_d$  or  $\overline{\phi}_d$  for ratio cells

C<sub>NODE</sub> = Total capacitance at critical node

VINITIAL = Voltage at critical node immediately after isolation of that node by transfer clock.

V<sub>MIN</sub> = Minimum voltage required at critical node for operation.

IL = Total leakage current at critical node.

The initial voltage can be optimized in two ways: by using the highest clock amplitude possible and by allowing something greater than minimum clock pulsewidth to insure that the maximum amount of charge is coupled to the node (and in the case of the ratioless cell, that the maximum precharge voltage is obtained before transfer). A high value of  $V_{\rm GG}$  or  $V_{\rm DD}$ , the negative supply voltage, increases on-chip power and therefore junction temperature, as well as increasing the minimum required node voltage. It is a good idea, therefore,

to stay away from very high supply voltages. When both the clock driver reference voltage and  $V_{GG}$  or  $V_{DD}$  are the same supply, the best tradeoff is toward the higher end of the specified range, however. One other consideration which applies during operation at any frequency, but particularly at low frequency, is excursions of the clock line more positive than  $V_{SS}$ . This forward biases internal junctions which results in parasitic PNP transistors. If the collector of the parasitic PNP happens to be a critical node, the circuit will fail. Because critical nodes are often closer to the minimum required voltage during low frequency operation, registers are usually more sensitive to positive clock spikes.

When calculating temperature effects of a system operating in the clock burst mode, the designer must remember that power dissipation in the shift register is approximately double at 2.5 MHz what it is at 100 kHz. High frequency bursts will heat the chip, causing high junction temperatures which reduce the time the clocks can be off.

#### SUMMARY

Dynamic shift registers can be operated at very low clock rates if manufacturers data sheets are consulted and the proper clock phasing is used. Added margin can be designed into systems by keeping clock amplitudes high, the clock pulsewidths 10 to 20% wider than specified minimums, power supplies low and temperatures as low as possible. Beware of circuit board hot spots which increase the temperature of individual packages, or extensive interlead coupling or ringing which could result in positive clock spikes.



# **App Notes/Briefs**

## AMERICAN AND EUROPEAN FONTS IN STANDARD CHARACTER GENERATORS

Ten popular American and European 64-character subsets for displays and printers are now available from National as single-chip, standard character generators. These parts, listed in Table 1, are sold off-the-shelf without a ROM masking charge.

The ROMs are static, bipolar-compatible types, operating without clocks on standard power supplies. Row and column access times are typically 450 and 700 ns respectively. An MM4240/MM5240 2560-bit ROM is used for the  $5 \times 7$  horizontal-scan fonts and an MM4241/MM5241 3072-bit ROM for the  $7 \times 5$  vertical-scan fonts. The MM4240 and MM4241 operate at  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and the MM5240 and MM5241 at  $-25^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

Input-output configurations and character formats for the ROMs are shown in Figures 1 and 2. Application Note AN-40 The Systems Approach to Character Generators gives examples of line and column address-control logic, and CRT and printer operating techniques.

TYPE NUMBER	CODE 64-CHARACTER SUBSET		FIGURE	
Horizontal Scan (5 x 7)				
MM4240AA/MM5240AA	ASCII	Upper-case alphanumeric	3	
MM4240AE/MM5240AE	ASCII	Lower-case alpha and symbols	4	
MM4240ABU/MM5240ABU	Hollerith	Upper-case alphanumeric	5	
MM4240ABZ/MM5240ABZ	EBCDIC-8	Upper-case alphanumeric	6	
MM4240ACA/MM5240ACA	EBCDIC	Upper-case alphanumeric (IBM)	7	
Vertical Scan (7 x 5)				
MM4241ABL/MM5241ABL	ASCII	Upper-case alphanumeric	8	
MM4241ABV/MM5241ABV	ECMA	Upper-case A/N, Scandinavian	9	
MM4241ABW/MM5241ABW	ECMA	Upper-case A/N, German	10	
MM4241ABX/MM5241ABX	ECMA	Upper-case A/N, general European (French, British, Italian)	11	
MM4241ABY/MM5241ABY	ECMA	Upper-case A/N, Spanish	12	

TABLE 1. Single-Chip, Standard Horizontal-Scan and Vertical-Scan Character Generators




FIGURE 1. Horizontal-Scan Character Generator ROM

FIGURE 2. Vertical-Scan Character Generator ROM

Note that each ROM has a chip-enable input to permit multi-ROM operation with common control logic. For instance, two horizontal-scan ASCII character generators may be operated in tandem to obtain upper and lower-case characters. In this case, chip-enable would be controlled with bit  $b_6$  of the normal 7-bit ASCII code, and its complement,  $\overline{b}_6.$ 

#### HORIZONTAL SCAN FONTS

The subsets of 64 5 x 7 characters in the horizontal-scan fonts are the ones most commonly used in low-cost TV and CRT raster-scan displays and dot-matrix line printers.

MM4240AA/MM5240AA contains the ASCII-6 preferred graphic subset, formed from ASCII-7 by ignoring bit  $b_6$ . The remaining six bits form two octal address characters. One is formed by the three more significant bits,  $b_7$ ,  $b_5$  and  $b_4$ , and the second by  $b_3$ ,  $b_2$  and  $b_1$ .

Also, characters 36 and 37 in ASCII (x3.4 1968)\* are respectively a carat (or circumflex), and an underscore. These are awkward in a video display, so they are replaced by the more useful arrows. (The arrows are related to characters in an older teletypewriter set). This font, shown in Figure 3, is also described on the MM4240/MM5240 data sheet (which should be referred to for operating




FIGURE 3. MM4240AA/MM5240AA Horizontal-Scan ASCII-7 Graphic Subset

characteristics of all the horizontal-scan character generators).

MM4240AE/MM5240AE generates unique symbols describing the ASCII-7 control codes, as well as lower-case letters (Figure 4). The designer may not wish to display or dot-print the symbols. Since the symbols are generated only when the most significant address bit is logic "0", this bit line may be used to disable the chip, and blank the screen when control signals are transmitted. If not, the system designer can use the symbols as he likes.




FIGURE 4. MM4240AE/MM5240AE Horizontal-Scan ASCII-7 Lower-Case Graphic and Control Symbol Subset

The Hollerith character subset in Figure 5b is formed by using six gates to compress the 12-line Hollerith code to the 6-bit address for 64 characters, as shown in Figure 5a.

As shown in Figure 6, an ASCII-compatible subset is provided by the EBCDIC-8 character generator (MM4240ABZ/MM5240ABZ) by simply ignoring the two most significant bits,  $b_0$  and  $b_1$ , in the EBCDIC-8 code. The ABZ version follows the ANSI standard, while the ACA version follows the BIM style. A cent sign, and IBM's logical OR and logic NOT signs are given by the ACA subset (characters 12, 17, and 37). And a plus or minus sign is provided, as character 52. (See Figure 7.)

<sup>\*</sup>American National Standards Institute (ANSI)

FIGURE 5a. MM4240ABU/MM5240ABU Typical Address Inputs



FIGURE 6. MM4240BABZ/MM5240BABZ Horizontal-Scan EBCDIC-8 Graphic Subset



FIGURE 5b. MM4240ABU/MM5240ABU Horizontal Scan Hollerith Graphics Subset



FIGURE 7. MM4240ACA/MM5240ACA Horizontal-Scan IBM EBCDIC Graphic Subset

#### **VERTICAL SCAN FONTS**

All five of the standard vertical-scan subsets in Figures 8 through 12 are generated with 6-bit codes derived from code recommendations R646 of the International Organization for Standardization. These recommendations cover ASCII-7, European ECMA-7 and CCITT alphabet number 5.

The ASCII subset for American use, in Figure 8, is practically identical to the horizontal-scan subset. Those in Figures 9 through 12 follow preferred character styles in the countries indicated. The underscore (character 37) is dropped below the line so that it may be used as a cursor.

Vertical-scan character generators are generally used in dot-matrix tape printers, ink-dot spray printers and high-definition sawtooth or pedestalscan CRT displays. They may also be used to control raster-scan TV tubes or CRTs if the tube is turned on its side so that the raster scan is made vertically to provide a page-like format.

With standard programming, the bits in the column outputs are sequenced for a sawtooth scan with dot columns running in the same direction, as illustrated in Figure 13a. For a pedestal scan, Figure 13b, alternate columns can be reversed by putting an 8-bit shift left/shift right TTL shift register (DM74198) on the output as illustrated in Figure 14.




FIGURE 8. MM4241ABL/MM5241ABL Vertical-Scan ASCII-7 Graphic Subset




FIGURE 9. MM4241ABV/MM5241ABV Vertical Scan ECMA-7 Font for Scandinavian Use




FIGURE 10. MM4241ABW/MM5241ABW Vertical-Scan ECMA-7 Font for German Use




FIGURE 11. MM4241ABX/MM5241ABX Vertical-Scan ECMA-7 Font for General European Use (French, British, Italian)




FIGURE 12. MM4241ABY/MM5241ABY Vertical-Scan ECMA-7 Font for Spanish Use



FIGURE 13a. Sawtooth Vertical Scan




FIGURE 13b. Pedestal Vertical Scan




FIGURE 14. Conversion of Sawtooth Output to Pedestal Scan

## **CUSTOM FONTS**

The two ROMs can also be custom-programmed to provide special characters, or fonts larger than  $5\times7$ . The MM4240/MM5240 actually stores 64  $5\times8$  characters or character segments and the MM4241/MM5241 stores 64  $8\times6$  characters or segments. They are not limited to  $5\times7$  and  $7\times5$ .

For example, the extra height may be used in an otherwise  $5 \times 7$  font to drop the tails of commas, semicolons and lower-case letters below the bottom line of the capital letters. Fonts as large as  $16 \times 12$  are entirely practical without additional control logic, using the chip-enable feature of four MM5241s. Large-font organizations are discussed in AN-40.

# **App Notes/Briefs**

# APPLYING MODERN CLOCK DRIVERS TO MOS MEMORIES

#### INTRODUCTION

MOS memories present unique system and circuit challenges to the engineer since they require precise timing of input wave forms. Since these inputs present large capacitive loads to drive circuits, it is often that timing problems are not discovered until an entire system is constructed. This paper covers the practical aspects of using modern clock drivers in MOS memory systems. Information includes selection of packages and heat sinks, power dissipation, rise and fall time considerations, power supply decoupling, system clock line ringing and crosstalk, input coupling techniques, and example calculations. Applications covered include driving various types shift registers and RAM's (Random Access Memories) using logical control as well as other techniques to assure correct non-overlap of timing waveforms.

Although the information given is generally applicable to any type of driver, monolithic integrated circuit drivers, the DS0025, DS0026 and DS0056 are selected as examples because of their low cost.

The DS0025 was the first monolithic clock driver. It is intended for applications up to one megacycle where low cost is of prime concern. Table I illustrates its performance while Appendix I describes its circuit operation. Its monolithic, rather than hybrid or module construction, was made possible by a new high voltage-gold doped process utilizing a collector sinker to minimize  $V_{\text{CE SAT}}$ .

The DS0026 is a high speed, low cost, monolithic clock driver intended for applications above one megacycle. Table II illustrates its performance characteristics while its unique circuit design is presented in Appendix II. The DS0056 is a variation of the DS0026 circuit which allows the system designer to modify the output performance of the circuit. The DS0056 can be connected (using a second power supply) to increase the positive output voltage level and reduce the effect of cross coupling capacitance between the clock lines in the system. Of course the above are just examples of the many different types that are commercially available. Other National Semiconductor MOS interface circuits are listed in Appendix III.

The following section will hopefully allow the design engineer to select and apply the best circuit to his particular application while avoiding common system problems

## PRACTICAL ASPECTS OF USING MOS CLOCK DRIVERS

#### Package and Heat Sink Selection

Package type should be selected on power handling capability, standard size, ease of handling, availability of sockets, ease or type of heat sinking required, reliability and cost. Power handling capability for various packages is illustrated in Table III. The following guidelines are recommended:

TABLE I. DS0025 Characteristics

PARAMETER	CONDITIONS (V <sup>+</sup> - V <sup>-</sup> ) = 17V	VALUE	UNITS
t <sub>ON</sub>	The state of the s	. 15	ns
t <sub>OFF</sub>	$C_{IN} = 0.0022 \mu F, R_{IN} = 0 \Omega$	30	ns
$t_r$	$C_{L} = 0.0001 \mu F$ , $R0 = 50\Omega$	25	ns
t <sub>f</sub>		150	ns
Positive Output Voltage Swing	V <sub>IN</sub> - V = 0V, I <sub>OUT</sub> = -1mA	V <sup>+</sup> - 0.7	V
Negative Output Voltage Swing	I <sub>IN</sub> = 10mA, I <sub>OUT</sub> = 1mA	V <sup>-</sup> + 1.0	V
On Supply Current (V <sup>+</sup> )	I <sub>IN</sub> = 10 mA	. 17	mA

TABLE II. DS0026 Characteristics

PARAMETER	CONDITIONS (V <sup>+</sup> - V <sup>-</sup> ) = 17V	VALUE	UNITS
FANAMETER	CONDITIONS (V = V ) = 17V		
<sup>t</sup> on		7.5	ns
t <sub>OFF</sub>	$C_{IN} = 0.001 \mu F$ , $R_{IN} = 0 \Omega$	7.5	ns
t <sub>r</sub>	$R0 = 50\Omega$ , $C_L = 1000 pF$	25	ns
t <sub>f.</sub>		25	. ns
Positive Output Voltage Swing	$V_{IN} - V^{-} = 0V, I_{OUT} = -1mA$	V <sup>+</sup> - 0.7	V
Negative Output Voltage Swing	I <sub>IN</sub> = 10mA, I <sub>OUT</sub> = 1mA	V + 0.5	V
On Supply Current (V <sup>+</sup> )	I <sub>IN</sub> = 10 mA	28	mA
i			



The TO-5 ("H") package is rated at 750 mW still air (derate at 200°C/W above 25°C) soldered to PC board. This popular cavity package is recommended for small systems. Low cost (about 10 cents) clip-on heat sink increases driving capability by 50%.

The 8-pin ("N") molded mini-DIP is rated at 600 mW still air (derate at 90°C/W above 25°C) soldered to PC board (derate at 1.39W). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

To TO-8 ("G") package is rated at 1.5W still air (derate at 100°C/W above 25°C) and 2.3W with clip-on heat sink (Wakefield type 215-1.9 or equivalent-derate at 15 mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

Additional information is given in the section of this data book on Maximum Power Dissipation (page 2).

#### **Power Dissipation Considerations**

The amount of registers that can be driven by a given clock driver is usually limited first by internal power dissipation. There are four factors:

- 1. Package and heat sink selection
- 2. Average dc power, PDC
- 3. Average ac power, PAC
- 4. Numbers of drivers per package, n

From the package heat sink, and maximum ambient temperature one can determine  $P_{MAX}$ , which is the maximum internal power a device can handle and still operate reliably. The total average power dissipated in a driver is the sum of dc power and ac power in each driver times the number of drivers. The total of which must be less than the package power rating.

$$P_{DISS} = n \times (P_{AC} + P_{DC}) \le P_{MAX}$$
 (1)

Average dc power has three components: input power, power in the "OFF" state (MOS logic "0") and power in the "ON" state (MOS logic "1").

$$P_{DC} = P_{IN} + P_{OFF} + P_{ON}$$
 (2)

For most types of clock drivers, the first two terms are negligible (less than 10 mW) and may be ignored.

Thus:

$$P_{DC}\cong P_{ON}=\ \frac{(V^+-V^-)^2}{Req} \quad x \ (DC)$$

where:

$$V^+ - V^- =$$
 Total voltage across the driver

$$= V^{+} - V^{-}/I_{S(ON)}$$
 (3)

For the DS0025, Req is typically 1 k $\Omega$  while Req is typically  $600\Omega$  for the DS0026. Graphical solutions for  $P_{DC}$  appear in *Figure 1*. For example if  $V^+ = +5V$ ,  $V^- = -12V$ , Req = 500  $\Omega$ , and DC = 25%, then  $P_{DC} = 145$  mW. However, if the duty cycle was only 5%,  $P_{DC} = 29$  mW. Thus to maximize the number of registers that can be driven by a given clock driver as well as minimizing average system power, the minimum allowable clock pulse width should be used for the particular type of MOS register.




FIGURE 1. PDC vs Duty Cycle

In addition to  $P_{DC}$ , the power driving a capacitive load is given approximately by:

$$P_{AC} = (V^+ - V^-)^2 \times f \times C_1$$
 (4)

where:

f = Operating frequency

C<sub>L</sub> = Load capacitance

Graphical solutions for P<sub>AC</sub> are illustrated in *Figure 2*. Thus, any type of clock driver will dissipate internally 290 mW per MHz per thousand pF of load. At 5 MHz, this would be 1.5W for a 1000 pF load. For long shift register applications, the driver with the highest package power rating will drive the largest number of bits.

Combining equations (1), (2), (3) and (4) yields a criterion for the maximum load capacitance which can be driven by a given driver:




FIGURE 2. PAC vs PRF

$$C_{L} \le \frac{1}{f} \left[ \frac{P_{MAX}}{n (V^{+} - V^{-})^{2}} - \frac{(DC)}{Req} \right]$$
 (5)

As an example, the DS0025CN can dissipate 890 mW at  $T_A = 70^{\circ}$ C when soldered to a printed circuit board. Req is approximately equal to 1k. For  $V^+ = 5V$ ,  $V^- = -12V$ , f = 1 MHz, and dc = 20%,  $C_1$  is:

$$C_L \le \frac{1}{10^6} \left[ \frac{(890 \times 10^{-3})}{(2)(17)^2} - \frac{0.2}{1 \times 10^3} \right]$$

 $C_L \le 1340 \, pF$  (each driver)

A typical application might involve driving an MM5013 triple 64-bit shift register with the DS0025. Using the conditions above and the clock line capacitance of the MM5013 of 60 pF, a single DS0025 can drive 1340 pF/60 pF, or 00 MM5013's.

In summary, the maximum capacitive load that any clock driver can drive is determined by package type and rating, heat sink technique, maximum system ambient temperature, ac power (which depends on frequency, voltage across the device, and capacitive load) and dc power (which is principally determined by duty cycle).

## Rise and Fall Time Considerations

In general rise and fall times are determined by (a) clock driver design, (b) reflected effects of heavy external load, and (C) peak transient current available. Details of these are included in Appendixes I and II. Figures AI-3, AI-4, AII-2 and AIII-3 illustrate performance under various operating conditions. Under light loads, performance is determined by internal design of the driver; for moderate loads, by load  $C_L$  being reflected (usually as  $C_{L/\beta}$ ) into the driver, and for large loads by peak output current where:

$$\frac{\Delta V}{\Delta T} = \frac{I_{OUT PEAK}}{C_L}$$

Logic rise and fall times must be known in order to assure non-overlap of system timing.

Note the definition of rise and fall times in this application note follow the convention that rise time is the transition from logic "0" to logic "1" levels and vice versa for fall times. Since MOS logic is inverted from normal TTL, "rise time" as used in this note is "voltage fall" and "fall time" is "voltage rise."

#### **Power Supply Decoupling**

Although power supply decoupling is a wide spread and accepted practice, the question often arises as to how much and how often. Our own experience indicates that each clock driver should have at least 0.1µF decoupling to ground at the V<sup>+</sup> and V<sup>-</sup> supply leads. Capacitors should be located as close as is physically possible to each driver. Capacitors should be non-inductive ceramic discs. This decoupling is necessary because currents in the order of 0.5 to 1.5 amperes flow during logic transitions.

There is a high current transient (as high as 1.5A) during the output transition from high to low through the  $V^-$  lead. If the external interconnecting wire from the driving circuit to the  $V^-$  lead is electrically long, or has significant dc resistance the current transient will appear as negative feedback and subtract from the switching response. To minimize this effect, short interconnecting wires are necessary and high frequency power supply decoupling capacitors are required if  $V^-$  is different from the ground of the driving circuit.

#### Clock Line Overshoot and Cross Talk

Overshoot: The output waveform of a clock driver can, and often does, overshoot. It is particularly evident on faster drivers. The overshoot is due to the finite inductance of the clock lines. Since most MOS registers require that clock signals not exceed V<sub>SS</sub>, some method must be found in large systems to eliminate overshoot. A straightforward approach is shown in *Figure 3*. In this instance,




FIGURE 3. Use of Damping Resistor to Eliminate Clock Overshoot



a small damping resistor is inserted between the output of the clock driver and the load. The critical value for  $R_{\rm S}$  is given by:

$$R_{S} = 2\sqrt{\frac{L_{S}}{C_{L}}}$$
 (6)

In practice, analytical determination of the value for  $R_S$  is rather difficult. However,  $R_S$  is readily determined empirically, and typical values range in value between 10 and  $50\Omega.$ 

Use of the damping resistor has the added benefit of essentially unloading the clock driver; hence a greater number of loads may often be driven by a given driver. In the limit, however, the maximum value that may be used for R<sub>S</sub> will be determined by the maximum allowable rise and fall time needed to assure proper operation of the MOS register. In short:

$$t_{r(MAX)} = t_{f(MAX)} \le 2.2 R_S C_L \tag{7}$$

One last word of caution with regard to use of a damping resistor should be mentioned. The power dissipated in  $R_{\rm S}$  can approach  $(V^+-V^-)^2 f C_{\rm L}$  and accordingly the resistor wattage rating may be in excess of 1W. There are, obviously, applications where degradation of  $t_{\rm r}$  and  $t_{\rm f}$  by use of damping resistors cannot be tolerated. Figure 4 shows a practical circuit which will limit overshoot to a diode drop. The clamp network should physically be located in the center of the distributed load in order to minimize inductance between the clamp and registers.




FIGURE 4. Use of High Speed Clamp to Limit Clock Overshoot

Cross Talk: Voltage spikes from  $\phi_1$  may be transmitted to  $\phi_2$  (and vice versa) during the transition of  $\phi_1$  to MOS logic "1." The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. Figure 5 illustrates the problem.




FIGURE 5. Clock Line Cross Talk

The negative going transition of  $\phi_1$  (to MOS logic "1") is capacitively coupled via  $C_M$  to  $\phi_2$ . Obviously, the larger  $C_M$  is, the larger the spike. Prior to  $\phi_1$ 's transition, Q1 is "OFF" since only  $\mu A$  are drawn from the device.

The DS0056 connected as shown in Figure 6 will minimize the effect of cross talk. The external resistors to the higher power supply pull the base of a  $\Omega 1$  up to a higher level and forward bias the collector base junction of  $\Omega 1$ . In this bias condition the output impedance of the DS0056 is very low and will reduce the amplitude of the spikes.




FIGURE 6. Use of DS0056 to Minimize Clock Line Cross Talk

#### Input Capacitive Coupling

Generally, MOS shift registers are powered from +5V and -12V supplies. A level shift from the TTL levels (+5V) to MOS levels (-12V) is therefore required. The level shift could be made utilizing a PNP transistor or zener diode. The disadvantage to dc level shifting is the increased power dissipation and propagation delay in the level shifting device. Both the DS0025, DS0026 and DS0056 utilize input capacitors when level shifting from

TTL to negative MOS capacitors. Not only do the capacitors perform the level shift function without inherent delay and power dissipation, but as will be shown later, the capacitors also enhance the performance of these circuits.

#### CONCLUSION

The practical aspects of driving MOS memories with low cost clock drivers has been discussed in detail. When the design guide lines set forth in this paper are followed and reasonable care is taken in circuit layout, the DS0025, DS0026 and DS0056 provide superior performance for most MOS input interface applications.

#### REFERENCES

- Bert Mitchell, "New MOS Clock Driver for MOS Shift Registers," National Semiconductor, AN-18, March 1969.
- John Vennard, "MOS Clock Drivers," National Semiconductor, MB-9, December 1969.
- Dale Mrazek, "MOS Delay Lines," National Semiconductor, AN-25, April 1969.
- Dale Mrazek, "MOS Clock Savers," National Semiconductor, MB-5.
- Dale Mrazek, "Silicon Disc's Challenge Magnetic Disc Memories," EDN/EEE Magazine, Sept. 1971.
- Richard Percival, "Dynamic MOS Shift Registers Can Also Simulate Stack and Silo Memories," Electronics Magazine, November 8, 1971.
- Bapat and Mrazek, "Dynamic MOS Random Access Memory System Considerations," National Semiconductor, AN-50, August 1971.
- Don Femling, "Using the MM5704 Keyboard Interface in Keyboard Systems," National Semiconductor, AN-52.

#### APPENDIX I

#### **DS0025 Circuit Operation**

The schematic diagram of the DS0025 is shown in Figure Al-1. With the TTL driver in the logic "0" state Q1 is "OFF" and Q2 is "ON" and the output is at approximately one  $V_{BE}$  below the  $V^{\dagger}$  supply.




FIGURE AI-1. DS0026 Schematic (One-Half Circuit)

When the output of the TTL driver goes high, current is supplied to the base of Q1, through  $C_{\rm IN}$ , turning it "ON." As the collector of Q1 goes negative, Q2 turns "OFF." Diode CR2 assures turn-on of Q1 prior to Q2's turn-off minimizing current spiking on the V<sup>+</sup> line, as well as providing a low impedance path around Q2's base emitter junction.

The negative voltage transition (to MOS logic "1") will be quite linear since the capacitive load will force Q1 into its linear region until the load is discharged and Q1 saturates. Turn-off begins when the input current decays to zero or the output of the TTL driver goes low. Q1 turns "OFF" and Q2 turns "ON" charging the load to within a  $V_{\rm RE}$  of the  $V^+$  supply.

#### **Rise Time Considerations**

The logic rise time (voltage fall) of the DS0025 is primarily a function of the ac load,  $C_L$ , the available input current and total voltage swing. As shown in *Figure Al-2*,




FIGURE AI-2. Rise Time Model for the DS0025

the input current must charge the Miller capacitance of Q1,  $C_{TC}$ , as well as supply sufficient base drive to Q1 to discharge  $C_1$  rapidly. By inspection:

$$I_{IN} = I_{M} + I_{B} + I_{R1}$$
 (Al-1)

$$I_{IN} \cong I_M + I_B$$
, for  $I_M \gg I_{R1} \& I_B \gg I_{R1}$ 

$$I_{B} = I_{IN} - C_{TC} \frac{\Delta V}{\Delta t}$$
 (AI-2)

If the current through R2 is ignored,

$$I_C = I_B h_{EEO1} = I_1 + I_M$$
 (Al-3)

where:

$$I_L = C_L \frac{\Delta V}{\Delta t}$$

Combining equations Al-1, Al-2, Al-3 yields:

11

$$\frac{\Delta V}{\Delta t} \left[ C_L + C_{TC} \left( h_{FEQ1} + 1 \right) \right] = h_{FEQ1} I_{IN}$$
 (AI-4)

or

$$t_r \cong \frac{\left[C_L + (h_{FEQ1} + 1)C_{TC}\right] \Delta V}{h_{FEQ1} I_{IN}}$$
 (AI-5)

Equation (AI-5) may be used to predict  $t_r$  as a function of  $C_L$  and  $\Delta V$ . Values for  $C_{TC}$  and  $h_{FE}$  are 10 pF and 25 respectively. For example, if a DM7440 with peak output current of 50 mA were used to drive a DS0025 loaded with 1000 pF, rise times of:

or 21 ns may be expected for  $V^+ = 5.0V$ ,  $V^- = -12V$ , Figure Al-3 gives rise time for various values of  $C_L$ .




FIGURE AI-3. Rise Time vs C<sub>L</sub> for the DS0025

#### Fall Time Considerations

The MOS logic fall time (voltage rise) of the DS0025 is dictated by the load,  $C_L$ , and the output capacitance of Q1. The fall time equivalent circuit of DS0025 may be approximated with the circuit of Figure Al-4. In actual




FIGURE AI-4. Fall Time Equivalent Circuit

practice, the base drive to Q2 drops as the output voltage rises toward  $V^+$ . A rounding of the waveform occurs as the output voltage reaches to within a volt of  $V^+$ . The result is that equation (AI-7) predicts conservative values of  $t_f$  for the output voltage at the beginning of the

voltage rise and optimistic values at the end. Figure AI-5 shows  $t_f$  as function of  $C_1$ .




FIGURE AI-5. DS0025 Fall Time vs C1

Assuming h<sub>FE2</sub> is a constant of the total transition:

$$\frac{\Delta V}{\Delta t} = \left(\frac{V^+ - V^-}{2R2}\right) \tag{AI-6}$$

or

$$t_f \cong 2R2 \left( C_{TCQ1} + \frac{C_L}{h_{FEQ+1}} \right)$$
 (AI-7)

#### **DS0025 Input Drive Requirements**

Since the DS0025 is generally capacitively coupled at the input, the device is sensitive to current not input voltage. The current required by the input is in the 50–60 mA region. It is therefore a good idea to drive the DS0025 from TTL line drivers, such as the DM7440 or DM8830. It is possible to drive the DS0025 from standard 54/74 series gates or flip-flops but  $t_{\rm ON}$  and  $t_{\rm r}$  will be somewhat degraded.

#### Input Capacitor Selection

The DS0025 may be operated in either the logically controlled mode (pulse width out  $\cong$  pulse width in) or  $C_{\rm IN}$  may be used to set the output pulse width. In the latter mode a long pulse is supplied to the DS0025.




FIGURE AI-6. DS0025 Input Current Waveform

The input current is of the general shape as shown in Figure AI-6.  $I_{\rm MAX}$  is the peak current delivered by the TTL driver into a short circuit (typically 50–60 mA). O1 will begin to turn-off when  $I_{\rm IN}$  decays below  $V_{\rm BE}/R$  1 or about 2.5 mA. In general:

$$I_{IN} = I_{MAX} e^{-t/R0} C_{IN}$$
 (AI-8)

where:

R0 = Output impedance of the TTL driver

CIN = Input coupling capacitor

Substituting  $I_{IN} = I_{MIN} = \frac{V_{BE}}{R1}$  and solving for  $t_1$  yields:

$$t_1 = ROC_{IN} In \frac{I_{MAX}}{I_{MIN}}$$
 (AI-9)

The total pulse width must include rise and fall time considerations. Therefore, the total expression for pulse width becomes:

$$t_{PW} \cong \frac{t_r + t_f}{2} + t_1$$

$$= \frac{t_r + t_f}{2} + ROC_{IN} \ln \frac{l_{MAX}}{l_{MAX}}$$
 (AI-10)




FIGURE AI-7. Output PW Controlled by CIN




FIGURE AI-9. DC Coupled Clock Driver Using DS0034

The logic "1" output impedance of the DM7440 is approximately  $65\Omega$  and the peak current ( $I_{MAX}$ ) is about 50 mA. The pulse width for  $C_{IN}$  = 2,200 pF is:

$$t_{PW} \cong \frac{25 \text{ ns} + 150 \text{ ns}}{2} + (65\Omega) (2200 \text{ pF}) \text{ In}$$

$$\frac{50 \text{ mA}}{2.5 \text{ mA}} = 517 \text{ ns}$$

A plot of pulse width for various types of drivers is shown in *Figure Al-7*. For applications in which the output pulse width is logically controlled, C<sub>IN</sub> should be chosen 2 to 3 times larger than the maximum pulse width dictated by equation (Al-10).

#### **DC** Coupled Operation

The DS0025 may be direct-coupled in applications when level shifting to a positive value only. For example, the MM1103 RAM typically operates between ground and +20V. The DS0025 is shown in *Figure AI-8* driving the addres or precharge line in the logically controlled mode.

If DC operation to a negative level is desired, a level translator such as the DS7800 or DS0034 may be employed as shown in *Figure AI-9*. Finally, the level shift may be accomplished using PNP transistors are shown in *Figure AI-10*.




FIGURE AI-8. DC Coupled DS0025 Driving 1103 RAM




FIGURE AI-10. Transistor Coupled DS0025 Clock Driver

#### APPENDIX II

#### **DS0026 Circuit Operation**

The schematic of the DS0026 is shown in *Figure AII-1*. The device is typically ac coupled on the input and responds to input current as does the DS0025. Internal current gain allows the device to be driven by standard TTL gates and flip-flops.

With the TTL input in the low state Q1, Q2, Q5, Q6 and Q7 are "OFF" allowing Q3 and Q4 to come "ON." R6 assures that the output will pull up to within a  $V_{\rm BE}$  of  $V^+$  volts. When the TTL input starts toward logic "1," current is supplied via  $C_{\rm IN}$  to the bases of Q1 and Q2 turning them "ON." Simultaneously, Q3 and Q4 are snapped "OFF." As the input voltage rises (to about 1.2V), Q5 and Q6 turn-on. Multiple emitter transistor Q5 provides additional base drive to Q1 and Q2 assuring their complete and rapid turn-on. Since Q3 and Q4 were rapidly turned "OFF" minimal power supply current spiking will occur when Q7 comes "ON."




FIGURE All-1. DS0025 Schematic (One-Half Circuit)

Q6 now provides sufficient base drive to Q7 to turn it "ON." The load capacitance is then rapidly discharged toward V<sup>-</sup>. Diode D4 affords a low impedance path to Q6's collector which provides additional drive to the load through current gain of Q7. Diodes D1 and D2 prevent avalanching Q3's and Q4's base-emitter junction as the collectors of Q1 and Q2 go negative. The output of the DS0026 continues negative stopping about 0.5V more positive than V<sup>-</sup>.

When the TTL input returns to logic "0," the input voltage to the DS0026 goes negative by an amount proportional to the charge on  $C_{\rm IN}$ . Transistors Q8 and Q9 turn-on, pulling stored base charge out of Q7 and Q2 assuring their rapid turn-off. With Q1, Q2, Q6 and Q7 "OFF," Darlington connected Q3 and Q4 turn-on and rapidly charge the load to within a  $V_{\rm BE}$  of  $V^+$ .

#### Rise Time Considerations

Predicting the MOS logic rise time (voltage fall) of the DS0026 is considerably involved, but a reasonable approximation may be made by utilizing equation (AI-5), which reduces to:

$$t_r \cong [C_L + 250 \times 10^{-12}] \Delta V$$
 (AII-1)

For  $C_L$  = 1000 pF,  $V^+$  = 5.0V,  $V^-$  = -12V,  $t_r \cong$  21 ns. Figure AII-2 shows DS0026 rise times vs  $C_L$ .




FIGURE All-2, Rise Time vs Load Capacitance

#### **Fall Time Considerations**

The MOS logic fall time of the DS0026 is determined primarily by the capacitance Miller capacitance of Q5 and Q1 and R5. The fall time may be predicted by:

$$\begin{split} t_f &\cong (2.2)(\text{R5}) \ \left( C_{\text{S}} + \frac{C_{\text{L}}}{h_{\text{FE}}^2} \right) \\ &\cong (4.4 \times 10^3) \ \left( C_{\text{S}} + \frac{C_{\text{L}}}{h_{\text{FE}}^2} \right) \end{split} \tag{AII-2}$$

where:

$$C_S$$
 = Capacitance to ground seen at the base of Q3  
= 2 pF  
 $h_{FE}^2$  =  $(h_{FEQ3} + 1) (h_{FEQ4} + 1)$   
 $\approx 500$ 

For the values given and  $C_L$  = 1000 pF,  $t_f \approx$  17.5 ns. Figure AII-3 gives  $t_f$  for various values of  $C_1$ .




FIGURE AII-3. Fall Time vs Load Capacitance

#### **DS0026 Input Drive Requirements**

The DS0026 was designed to be driven by standard 54/74 elements. The device's input characteristics are shown in Figure AII-4. There is breakpoint at V $_{\rm IN}\cong 0.6 \rm V$  which corresponds to turn-on of Q1 and Q2. The input current then rises with a slope of about  $600\Omega$  (R2 || R3) until a second breakpoint at approximately 1.2V is encountered, corresponding to the turn-on of Q5 and Q6. The slope at this point is about  $150\Omega$  (R1 || R2 || R3 || R4).




FIGURE All-4. Input Current vs Input Voltage

The current demanded by the input is in the 5–10 mA region. A standard 54/74 gate can source currents in excess of 20 mA into 1.2V. Obviously, the minimum "1" output voltage of 2.5V under these conditions cannot be maintained. This means that a 54/74 element must be dedicated to driving 1/2 of a DS0026. As far as the DS0026 is concerned, the current is the determining turn-on mechanism not the voltage output level of the 54/74 gate.

#### Input Capacitor Selection

A major difference between the DS0025 and DS0026 is that the DS0026 requires that the output pulse width be logically controlled. In short, the input pulse width  $\cong$  output pulse width. Selection of  $C_{\rm IN}$  boils down to choosing a capacitor small enough to assure the capacitor takes on nearly full charge, but large enough so that the input current does not drop below a minimum level to keep the DS0026 "ON." As before:

$$t_1 = ROC_{IN} In \frac{I_{MAX}}{I_{MIN}}$$
 (AII-3)

or

$$C_{IN} = \frac{t_1}{R0 \ln \frac{I_{MAX}}{I_{MIN}}}$$
 (AII-4)

In this case R0 equals the sum of the TTL gate output impedance plus the input impedance of the DS0026 (about 150 $\Omega$ ). I<sub>MIN</sub> from Figure AII-5 is about 1 mA. A standard 54/74 series gate has a high state output impedance of about 150 $\Omega$  in the logic "1" state and an output (short circuit) current of about 20 mA into 1.2V. For an output pulse width of 500 ns,

$$C_{IN} = \frac{500 \times 10^{-9}}{(150\Omega + 150\Omega) \ln \frac{20 \text{ mA}}{1 \text{ mA}}} = 560 \text{ pF}$$




FIGURE All-5. Logical "1" Output Voltage vs Source Current

In actual practice it's a good idea to use values of about twice those predicted by equation (AII-4) in order to account for manufacturing tolerances in the gate, DS0026 and temperature variations.

A plot of optimum value for C<sub>IN</sub> vs desired output pulse width is shown in *Figure AII-6*.




FIGURE AII-6. Suggested Input Capacitance vs Output Pulse Width

### **DC** Coupled Applications

The DS0026 may be applied in direct coupled applications. *Figure All-7* shows the device driving address or pre-charge lines on an MM1103 RAM.




FIGURE All-7. DC Coupled RAM Memory Address or Precharge Driver (Positive Supply Only)



For applications requiring a dc level shift, the circuit of Figure AII-8 or AII-9 are recommended.




FIGURE All-8. Transistor Coupled MOS Clock Driver




FIGURE AII-9. DC Coupled MOS Clock Driver

## APPENDIX III

## **MOS Interface Circuits**

## **MOS Clock Drivers**

MH0007	Direct coupled, single phase, TTL compatible clock driver.
MH0009	Two phase, direct or ac coupled clock driver.
MH0012	10 MHz, single phase direct coupled clock driver.
MH0013	Two phase, ac coupled clock driver.
DS0025	Low cost, two phase clock driver.
DS0026	Low cost, two phase, high speed clock driver.
DS1671	Dual bootstrapped MOS driver.
DS1672	Dual TTL bootstrapped MOS driver.

DS1673	Quad decoded MOS clock driver.
DS1674	Quad MOS clock driver.
DS75361	Dual TTL-to-MOS driver.
DS75365	Quad TTL-to-MOS driver.

## MOS Oscillator/Clock Drivers

DS7803/DS7807, DS7813/DS7817	Complete two phase clock system for MOS microprocessors and cal-
D37013/D37017	culators.

## MOS RAM Memory Address and Precharge Drivers

DS0025	Dual address and precharge driver.
DS0026	Dual high speed address and pre-
	charge driver.

level converter.

Dual high speed TTL to negative

## TTL to MOS Interface

DH0034

DS7800	Dual TTL to negative level converter.
DM7810/DM7812/ DM7819	Open collector TTL to positive high level MOS converter gates.
DM78L12	Active pull-up TTL to positive high level MOS converter gates.
DS1640/DS1670	Quad MOS TRI-SHARE <sup>TM</sup> driver.
DS1645/DS1675	Hex TRI-STATE <sup>®</sup> MOS driver.
DS1646/DS1676	6-bit TRI-STATE MOS driver refresh counter.
DS1647/DS1677	Quad TRI-STATE MOS driver I/O register.
DS1648/DS1678	TRI-STATE MOS driver multiplexer.
DS1649/DS1679	Hex TRI-STATE MOS driver.
DS16149/DS16179	Hex TRI-STATE MOS driver.

## MOS to TTL Converters and Sense Amps

DS7802, DS7806*	Dual sense amp for MM5262 2kg
	MOS RAM memory.
DS165 Series*	Hex sense amp MOS to TTL.
DS163, DS75107, DS75207*	Dual sense amp for MM1103 14 MOS RAM memory.

## Voltage Regulators for MOS Systems

LM109, LM140	Positive regulators.
Series	
LM120 Series	Negative regulators.
LM125 Series*	Dual +/- regulators

<sup>\*</sup>To be announced



# **App Notes/Briefs**

## SAVING ROMS IN HIGH-RESOLUTION DOT-MATRIX DISPLAYS AND PRINTERS

#### INTRODUCTION

Conventionally, the number of bits in a digital character generator's read only memory is proportional to the number of dots in the character matrix. That is, the ROM array ordinarily doubles and redoubles in size as one scales up the resolution or changes from an upper-case to an upper-case font.

Fortunately, such progressions may not be required. Reorganizing the ROMs to suit the specific application often save thousands of bits and allows the designer to use smaller, faster, more economical monolithic ROMs. As a simple example, expanding the array in 32-character subsets rather than the more conventional 64-character subsets will enhance performance and save up to 25% of ROM capacity in typical UC/LC applications.

Savings much greater than 25% are possible when the matrix size reaches a point where several monolithic ROMs are needed to store the font. We have found a two-stage, column-generation approach called "intermediate coding" to be much more efficient than straightforward dot-matrix generation. It exploits the fact that column patterns tend to become highly redundant as the matrix size increases.

One version of this new technique automatically proportions character widths as in letterpress printing. This gives each character a more natural shape and eliminates the irregular spacings usually seen around "I" and other narrow characters. Yet the control logic is simple and the ROM savings approach 40% at typical font sizes.

Such advantages are available immediately, without development of special ROMs. The designs can be implemented with standard MOS or bipolar ROMs currently in production. In fact, intermediate coding broadens the cost/performance options by allowing a combination of MOS and bipolar ROMs to be used.

#### **DOT-CHARACTER FONTS**


Dot-character styles ranging in complexity from  $5 \times 7$  to  $12 \times 24$  or more dots per character have been developed to meet the human-engineering standard of various industries using digital displays and printers. The more popular sizes are listed in Table I

The 5 x 7 fonts, such as Figure 1, lead in applications volume due to their use in low-cost data

TABLE I. Typical Dot-Matrix Character Fonts

SIZE AND SCANNING	DOTS PER CHARACTER	THEORETICAL CHARACTER ROM	DESIGN EFFECTIVENESS	PRACTICAL DESIGNS	
5 x 7 Horizontal	35	64 x 7 x 5 = 2 — 1/2k	1.00	Fig. 3	
7 x 5 Vertical	35	64 × 5 × 7 = 2,560	1.00	Fig. 3	
7 x 9 Horizontal	63	64 × 9 × 7 = 4,032	0.67	Fig. 6	
9 x 7 Vertical	63	64 x 7 x 9 = 4,032	1.00	Figs. 5 & 8	
7 x 12 & 8 x 12 Horizontal	96	64 x 12 x 8 = 6,144 and 96 x 12 x 8 = 8,216	1.00 1.00	Figs: 6 & 7	
12 x 7 & 12 x 8 64 Character Vertical 96 Character Vertical	96 96	64 x 8 x 12 = 6,144 96 x 8 x 12 = 9,216	1.00	Fig. 8C Fig. 8B	
12 x 16 64 Character Horizontal 96 Character Horizontal	192 192	64 x 16 x 12 = 12,288 96 x 16 x 12 = 18,432	1,50 for Fig. 9A 1,50 Fig. 9	Fig. 9A Fig. 9B	
16 x 12 64 Character Vertical 96 Character Vertical	192 192	64 x 12 x 16 = 12,288 96 x 12 x 16 = 18,432	1.50 for Fig. 9A 1.50 for Fig. 9B	Figs. 6, 7, & 9	
24 × 12 64 Character Vertical	288	64 x 12 x 24 = 18,432	2.00 for Fig. 9B	Figs. 6, 7, & 9	
64 x 13 x 10 to 64 x 13 x 16 64 Character Variable Font Width	208	64 × 13 × 16 = 13,312	3.06 for Fig. 10	Fig. 10	





(A) Upper-Case Font



(B) Lower-Case Font

FIGURE 1. ASCII Full Set Font of 128 5 x 7 Characters

interface terminals (although some terminal manufacturers are going to larger sizes in response to complaints that 5 x 7 presentations cause eyestrain). In other applications, a standard is often set by older printing techniques. To cite a few examples: business-machine users are accustomed to typewriting; advertisers want characters with "sales appeal" on their billboard displays; scoreboards and traffic-control signs must be read easily at a distance; and electronic printing systems may have to simulate several metal type fonts.

The matrix size is frequently enlarged to improve lower-case character definition in UC/LC applications. A 5 x 7 font typically grows to 7 x 9 for UC and 7 x 12 for LC, as in Figure 2. Likewise, 7 x 9 is expanded to 8 x 12 and 12 x 16 to 12 x 24 for lower-cases.




FIGURE 2. UC/LC Characters at 5 x 7 and 7 x 12 Matrix Sizes


At 5 x 7, it is most economical, as a rule, to program a "full set" of 128 UC/LC characters in standard character-generator ROMs. The full set in Figure 1 is stored in two 64-character MOS ROMs. This provides a mass-production base and equalizes access times. If the 32 special symbols generated with the ASCII control codes are not usable, they are simply blanked by disenabling the lower-case ROM when the seventh ASCII bit is "0." But if the font is scaled up to simulate typewriting, for example, this practice becomes wasteful since 96 characters would suffice.

Another complication is that many specialized font sizes, such as  $11 \times 9$ , do not fit neatly into standard ROMs made in building block sizes. In other words, one cannot store the font in a minimum-sized ROM array without paying the extra costs of custom ROM development or specialized low-volumn ROMs.

#### CHARACTER-GENERATOR ROMs

Consequently, character-generator ROMs have been developed that adapt to a variety of font sizes. They may not exactly fit the theoretical matrix array at odd sizes. but that is easily offset by the economy of parts standardization.

Two such MOS ROMs are outlined in Figure 3 with their addressing for 5 x 7 horizontal scanning and 7 x 5 vertical scanning. The vertical-scan subsystem in Figure 4 shows the amount of support logic typically required in a display.



(A) 5 x 7 Horizontal Scan, 64-Characters

(B) 7 x 5 Vertical-Scan, 64-Characters

FIGURE 3. MM5240 and MM5241 Standard Character-Generator ROMs




FIGURE 4. Typical 7 x 5 Vertical-Scan Display Generator Subsystem

The MM5240 expands straightforwardly in 64character increments to larger fonts, such as the 9 x 7 or 10 x 8 arrays in Figure 5A. An expansion such as Figure 5B would be used to provide a full set UC/LC font. These expansions keep the character rate the same as at 5 x 7, whereas doubling the size of each monolithic ROM would not.

## 32-CHARACTER BLOCKS


A similar expansion of the MM5241, as in Figure 6A, would provide 7 x 9 to 8 x 12 horizontal-scan fonts. However, the direct 64-character expansion places a ROM-enabling operation in the middle of the character. Such operations are common in large-font generator designs.

A simple solution to this problem is to "steal" a character-address input, use it as a row-address input, and then use a chip-enable input as a character input (Figure 6B). This provides a 32character or 64-character block enabled during the between-characters spacing interval. A 32-character block would be the only ROM required in a system using only numbers and symbols.

However, the chief attraction of this conversion is in UC/LC applications. Figure 7 shows how to use three ROMs to generate 96 7 x 9 to 8 x 12 horizontal-scan characters—a 25% savings compared with a "full set" expansion. The chip-enable inputs are programmed to sense the sixth and seventh character-address bits. External decoders aren't needed.

If each ROM in Figure 7 is replaced with a parallel assembly of three ROMs (24 outputs), the result is a 24 x 12, 96-character vertical-scan generator with the same character rate as at 8 x 12. In other words, the 32-character approach maintains the benefits of parts standardization and performance up to a very high resolution.

Other ROMs can be used in this fashion. In Figure 8, the MM5227 TRI-STATE® and MM5288 256 x 12 ROMs are shown in expansions that complement those of the MM5241. These ROMs provide access times well under a microsecond. For rates in the nanosecond range, general-purpose bipolar ROMs with four or eight outputs, such as the DM8597 256 x 4 and DM8596 512 x 8 can be worked into similar organizations.







FIGURE 7. Using 32-Character Expansions for 7 x 12 or 8 x 12, 96-Character Generator



(C) 12 x 16 Horizontal-Scan, 64-Characters

(B) 9 x 7 to 12 x 8 Vertical-Scan, 96-Characters


FIGURE 8. Addressing General-Purpose ROMs as Character Generators

## INTERMEDIATE CODING


Designs proportioned to the matrix size are not the most efficient at the larger font sizes. It pays to analyze the actual character patterns to determine whether other organizations can be used.

For example, the full-dot columns in such verticalscan characters as b, B, d, D, H, T, etc., are usually identical. An upper-case font typically contains only 60 unique column patterns at  $7 \times 5$ , 110 at  $9 \times 7$ , 120 at  $11 \times 9$ , and 122 at  $16 \times 12$ . Theoretically, they could all have been unique, since there is a possible pattern variation ranging from 128 to 65,536 (2<sup>7</sup> to 2<sup>16</sup>). UC/LC and horizontal-scan fonts are more variable than uppercase vertical-scan fonts, but they are still far from worst-case.

This analysis led to the organization in Figure 9A. Instead of doubling the  $64 \times 12 \times 8$  organization to produce fonts up to  $16 \times 12$ , it adds only a 2k



(A) 12 x 16 Vertical Scan (UC)



(B) 16 x 12, 96-Character Generator (UC/LC)

FIGURE 9. Intermediate Coding Designs (MOS ROM Organizations)

ROM. Up to 128 unique column patterns are stored in 8-bit, half-column segments in the MM5231 256 x 8 ROM. These are accessed with 7-bit intermediate codes selected with the input array and a half-column clock at a submultiple of the dot rate. The intermediate codes necessary to form each character are simply listed in charactergenerator fashion in the input code converters. At 16 x 12, the savings for an upper-case font are 12k - 8k or 4 kilobits - 33%.

Since the 8-bit outputs of the MM5241 ROMs actually allow 128 unique columns to be selected, the savings could grow rapidly through several expansion levels even without further rearranging. If more than 128 unique column codes are required the second ROM in the storing can be changed to possibly a 512 x 8 ROM (MM5232) therefore giving 256 unique columns which can be generated for the larger fonts and character group sets (96 characters or 128 characters).

Assume a 16 x 12, 96-character requirement. MM5241 ROMs added as in Figure 9B would provide 192 unique column patterns and the savings would be at least 18k - 12k = 6k.

It might be necessary at the 24 x 12 UC/LC size to use two MM5227 256 x 12 ROMs in parallel, but this would still save 27k - 15k = 12k (or perhaps 36k - 18k in a 128-character application, using four input and two output ROMs). The efficiency grows with font size because the column patterns become more redundant.

At first glance, the organization appears to double the access time because there are two stages to be accessed in sequence. But since there is no feedback, the stages can operate in a ripple mode. Thus, an 8-bit bipolar register can be inserted between the stages to temporarily store each intermediate code. This restores the overall access time to that of the slowest ROM in the series (e.g., less than a microsecond for MOS ROMs) and the character rate is essentially the same as that achieved with conventional ROM techniques.

Alternatively, the output ROM, input ROM, or both may be bipolar to increase the rate. The DM8596 512 x 8 ROM fits most large-font geometries quite well and costs less than sub-assemblies of 1k bipolar ROMs. Again, an intermediate register will maximize the rate.

#### REPEAT-PATTERN CODING

Some character styles have bold "double dot" or similar patterns that result in a high probability of the same column pattern repeating sequentially in the same character. This characteristic is common in "ticker tape" systems, large-panel and billboard displays, news bulletins broadcast to appear as a running line across a television picture, and so forth. Typical fonts exhibit less than 256 actual changes of column patterns through a 64-character sequence, not the worst-case of 320 at 7 x 5, 640 at 10 x 8, and so forth. Therefore, an organization

that holds the column output static until it has to change would be highly efficient.

Figure 10 is a practical design for upper-case fonts with 10  $\times$  10 to 13  $\times$  10 matrices. It saves nearly 40% of ROM capacity. Moreover, the matrix width varies with the character shape as can be seen in the example word LIMB. The characters look more natural and are evenly spaced. Column height is changed by programming the outputs to be used.

Proportional spacing makes this organization an excellent choice for ink-dot spray printers and other "line of type" printing applications, as well as vertical-scan displays.

This technique does not lend itself directly to raster-scan displays since characters are scanned sequentially on one raster line at a time rather than completing a character before starting a new character. To use this technique on raster-scan an intermediate storage memory would be necessary for as a line memories.

#### PROGRAMMING AND OPERATION

Assume a nominal matrix size of  $13 \times 10$ . This takes a  $256 \times 16$  ROM array. Each 16-bit output word contains a 13-dot column pattern, a 2-bit repeat code and, in the last word of a character, an EOC bit (end of character "1" bit). Address location 0000 0000 is reserved for an all-zero spacing column.

The first address of each character is listed in the small input ROM at locations where they will be accessed by the standard code. The intermediate code will then be the starting address and the next column-select codes for each character will be generated sequentially by the logic.

Suppose characters @ through K occupy locations 0000 0001 through 0010 1111 in the main ROM. Then, L's three words occupy locations 0011 0000 through 0011 0010, M starts at 0011 0011, and so forth. L takes three words at the 13 x 10 size since the 2-dot bar pattern can be repeated only four times with a 2-bit repeat code. If the columns were programmed 12 or less dots high, a 3-bit repeat code could be used. L would be generated with two words and single-pattern characters like "dash" with one word. This solution uses only 2 x 16 bits of storage for the character L and compared with its present technique of 10 x 12 = 120 bits.

Now, let's generate LIMB. First, the standard code for L (e.g. 001 100) is converted to 0011 0000, which sets the address counter. The address counter access that word in the main ROM, and the repeat code in the output sets the master counter to time out in two column scanning intervals.

L's first two columns are thus formed. At the master counter's terminal state, the address counter advances to 0011 0001, the master counter is reset


11

to time out in four column intervals, the address counter advances again, and word 0011 0010 is accessed during four intervals.

This last word includes an EOC bit. When EOC and the time-out state of the master counter coincide, gate 1 clears the address counter. Now address 0000 0000 generates the space pattern in two spacing columns. When the master counter reaches its second state, gate 2 enables the address counter's parallel preset inputs. Finally, the input ROM sets the counter to the starting address for I and the process continues through I, M and B.

Proportional spacing is inherent. So is high-speed since the input ROM is a small bipolar array. The main ROM can be either MOS or bipolar general-purpose ROMs. This organization should also expand efficiently since the repeat probability tends to rise with matrix width.

In printing applications involving more complex characters, the operational advantages might be of more interest than ROM savings. For example, two  $64 \times 6 \times 8$  or  $512 \times 8$  ROMs might be used as an UC/LC generator with the ninth address input a direct shift control.



(Repeat Pattern Character Quality and Coding Example)




FIGURE 10. Repeat-Pattern Vertical-Scan Generator



# **App Notes/Briefs**

## A SIMPLE POWER SAVING TECHNIQUE FOR THE MM5262 2k RAM

#### INTRODUCTION

The MM5262 is a state of the art RAM designed to operate efficiently in modern bus organized systems. Most bused systems present the address information to the data bus only during the early portion of the machine cycle and then transfer data during the remainder of the cycle. The MM5262, unlike many other RAMs, does not need a memory address register to hold the address stable on its inputs during the complete cycle because the address is clocked into the MM5262 on-chip address register by Phase 1. The address and chip select signals need only be applied during Phase 1 and the Phase 1 to Phase 2 gap.

#### SAVING POWER

Because of the very low power dissipation of the MM5262 when the clocks are turned off (< 2.0 mW), a method for decoding the clocks of unselected chips in the memory array would result in a sizable decrease in power consumption. A problem arises because to deselect a chip, a Phase 1 pulse must be applied to clock the disable signal into the chip. There would be little advantage in allowing Phase 1 to free run and decoding only Phase 2 and Phase 3 because approximately 75% of the power dissipation is associated with Phase 1. The best solution is a decoding arrangement where the disabling of Phase 1 is delayed by one cycle

and the enabling of Phase 1 is not delayed. The chip will receive one extra Phase 1 pulse to disable it and will no longer draw power until it is again enabled. The power then becomes worst case when alternately accessing two chips. Both chips will draw power continuously while all other deselected chips draw 0.1 mA each. Table I shows expected power supply currents for various size memories per bit of word width: column II - average power supply current with only one chip selected; column III - average power supply current under worst case conditions of alternately selecting two chips; and column V worst case average current including refresh (assuming a 635 ns cycle time). The peak current during refresh, assuming all chips are refreshed at the same time, is equal to the total number of chips multiplied by 20 mA maximum per chip. During an interval of 2.0 ms, the memory will cycle almost 3,000 times, of which only 32 cycles must be devoted to refresh; therefore, the average refresh power will be one percent of the peak power or 0.2 mA per chip. Comparable savings in clock driver power dissipation are also realized.

Using the data from Table I for a common application, such as an 8k-by-16 memory for a minicomputer, the power is cut to half that required without decoding. In a large memory, such as 64k words, the power is cut by a factor

TABLE I.

		MAXIMUM POWER SUPPLY CURRENT (mA)/PER BIT OF WORD WIDTH					
NUMBER OF WORDS	CHIPS PER BIT OF WORD WIDTH	I NO CLOCK DECODING	II CLOCK DECODING ONE CHIP SELECTED	III CLOCK DECODING TWO CHIPS ALTERNATELY SELECTED	IV ADDITIONAL AVERAGE REFRESH CURRENT	V NS TOTAL WORST CASE	6003 (4 mA STANDBY CURRENT)
2,048	1.0	20				20	10
4,096	2.0	40	20.1	40	0	.40	20
8,192	4.0	80	20.3	40.2	0.4	40.6	28.2
16,384	8.0	160	20.7	40.6	1.2	41.8	44.6
32,768	16	320	21.5	41.4	2.8	44.2	77.4
65,536	32	640	23.1	43	6.0	49	143
131,072	64	1,280	26.3	46.2	12.4	58.6	274

N = Number of words in 2048 increments N ≥ 4096

B = Number of bits/words

tCYCLE = Memory cycle time

$$I_{DD} (AVG)_{MAX} = B \left\{ 2 \times 20 + \left( \frac{N}{2048} - 2 \right) \times 0.1 + \left( \frac{N}{2048} - 2 \right) \times \frac{32 \, t_{CYCLE}}{2 \, ms} \times 20 \right\}$$

of 13. Figure 1 shows a plot of memory current as a function of memory size with a comparison of the nearest equivalent 2k RAM.




FIGURE 1. Memory Size vs 2k RAM Power Supply Current

A memory system configured as 8k words by 16-bits per word, for example, would draw 80 mA times 16-bits (1.28 Amps) if undecoded. If the same memory is decoded, the current drops to 40.6 mA times 16-bits (650 mA) which is half the current of the undecoded memory. In a large system, such as 64k words by 32-bits per word the savings is even greater. Undecoded the supply current is 640 mA times 32-bits (20.5 Amps) while the same memory when the clocks are decoded draws 49 mA times 32-bits (1.6 Amps). The power for the decoded memory then is one-thirteenth of that required for the undecoded memory.

## LOGIC IMPLEMENTATION

Figure 2 shows the logic required to implement the power saving technique, Figure 3 is a timing diagram for the logic, and Figure 4 is a block diagram of an 8k word by 16-bit/word module.

In operation the clock decoder in Figure 2 will supply clock pulses during any cycle in which the chip is selected (Figure 3 — cycle 1 and cycle 6) or when the memory is being refreshed (Figure 3 — cycle 4) and will supply an extra Phase 1 pulse on the first cycle after deselecting the chip (Figure 3 — cycle 2). During all remaining cycles the chip is deselected and no clock pulses are supplied to the chips.




FIGURE 2. MM5262 Clock Decoding Logic

There are three practical considerations to be aware of when using this circuit. First is that, although the power supplies need only be large enough to supply the average current to the memory and its clock drivers, the capacitance bypassing the power supplies should be large enough to supply the peak current during refresh without excessive power supply droop. The second consideration is that  $\underline{\text{if } T1}$  goes to the low state prior to CS or REFRESH going low, the leading edge of Phase 1 will be delayed according to the delay in chip select and T1 pulse width may have to be increased to ensure that the minimum Phase 1 pulse width is supplied to the chip. The third is that if REFRESH goes high after T1 goes low a glitch will be produced on Phase 1. If REFRESH is connected to the clear input of




FIGURE 3. MM5262 Clock Decoding Timing Diagram

the DM7474, as shown by the dotted line in Figure 2, the glitch will be extended into a full Phase 1 pulse.

The extra Phase 1 pulse after a refresh cycle will not cause any problems but it will change the value of the refresh current. If refresh is implemented by doing one refresh cycle every 62.4 \mus. the refresh power will be doubled over what it would be if 32 refresh cycles are done consecutively every 2.0 ms. This is due to the fact that with 32 consecutive refresh cycles the memory receives 33 Phase 1 clocks and with a refresh cycle every 62.4 \mus the memory receives 64 Phase 1 clocks.

One advantage of connecting REFRESH to the clear input of the DM7474 is that REFRESH is no longer required to be applied for the entire cycle and may return to a one after the positive edge of T1.

It is perhaps of more interest to examine an actual system to determine the effects of clock decoding. As an example a complete 8k-by-16-bit memory has been designed and is shown in Figure 4. This system is not optimized but will serve as a good comparative example. Table II shows power consumption for operating and standby modes with clock decoding and Table III gives power consumption without clock decoding. A comparison between these tables shows a 42% decrease in power consumption by employing clock decoding. Table IV shows various memories mechanized using the basic 8k-by-16 module. Power consumption is given with and without clock decoding for cycle times of 635 ns and 1,000 ns. It is clear from these tables that as memory size increases clock decoding becomes essential. Saying this another way, the ratio of a memory components operating power to standby power is an important parameter for the designer.

TABLE II. Power Consumption of 8k x 16 Module (With toyole = 635 ns and Clock Decoding)

	I <sub>CC</sub> (mA)	@ 5.25V	I <sub>DD</sub> (mA)	@ -16V	I <sub>BB</sub> (mA)	@ 8.75V
	OPERATING	STANDBY	OPERATING	STANDBY	OPERATING	STANDBY
TTL	1,180	1,180	0	0	0	0
MH0026	124	1.2	111	1.1	0	0
MM5262	699	12.8	650	19.2	8.0	6.5
Total Current	2,003	1,194	761	20.3	8.0	6.5
Total Power (Watts)	10.5	6.3	12.2	0.33	0.07	0.057

Total Operating Power =  $10.5 + 12.2 + 0.07 \approx 22.8$  Watts Total Standby Power = 6.3 + 0.33 + 0.057 = 6.7 Watts

TABLE III. Power Consumption of 8k x 16 Module (With toyol E = 635 ns and No Clock Decoding)


	I <sub>CC</sub> (mA) @ 5.25V OPERATING	I <sub>DD</sub> (mA) @ -16V OPERATING	I <sub>BB</sub> (mA) @ 8.75V OPERATING
TTL	1,180	0	0
MH0026	241	231	0
MM5262	1,333	1,290	9.6
Total Current	2,754	1,521	9.6
Total Power (Watts)	14.4	24.4	0.875

Total Operating Power = 14.4 + 24.4 + 0.875 ≅ 39.3 Watts

TABLE IV. Power Consumption of Larger Memory Systems Using Multiple 8k x 16 Modules

MEMORY	NUMBER	TOTAL POWER (W	atts) t <sub>CYCLE</sub> = 635 ns	TOTAL POWER (W	atts) t <sub>CYCLE</sub> = 1,000 ns
SIZE	OF CARDS	CLOCK DECODING	NO CLOCK DECODING	CLOCK DECODING	NO CLOCK DECODING
8k x 16	1	22.8	39.3	16.9	25.8
8k × 32	2	45.6	78.6	33.8	51.6
16k x 16	2	29.5	78.6	23.5	51.6
16k x 32	4	59	157.2	47	103.2
32k x 16	4	42.9	157.2	36.7	103.2
32k × 32	8	85.8	314.4	73.4	206.4







# **App Notes/Briefs**

### HOW TO DESIGN WITH PROGRAMMABLE LOGIC ARRAYS

### INTRODUCTION

A new and exciting IC device, the PLA (Programmable Logic Array), is heralding a new era of circuit compression comparable to the introduction of medium scale integration devices in the days when gates and flops were the only digital building blocks available.

As the name suggests, a PLA is an array of logic elements such that a given input function produces a known output function. In this sense, the device could be as simple as a gate or as complex as a Read Only Memory (ROM). Applications range from the slowest and smallest systems, such as traffic light controllers, to fast, high performance and complex large digital processors. In the following sections, the PLA will be described and its advantages over alternate logic forms demonstrated.

### WHAT IS A PLA?

Since there is a difference between a Programmable Logic Array (PLA) and a rectangularly structured Read Only Memory (ROM), the PLA should be described. Even though any input code can be decoded to any output code in the PLA, not all possible input combinations are possible within the same package. The numbers of inputs to a PLA are much more than would be available with ROMs (Figure 1). In the case of the DM8575/DM8576 there are 14 inputs and 8 outputs. This would relate to ROM with 214 or 16,384 words. This PLA (DM8575/DM8576) has 96 equivalent words. These terms are called partial product terms. Each product term can be described as a logical AND function which relates to a protion of the total output terminal solution. Each product term can be programmed to any complexity up to the input limit of the PLA. The DM8575/DM8576 PLA may have 14 variables in its product term or it may only have one input which establishes the product term. The PLA logically can be described as a collection of "ANDs" which may be "ORed" at any of its outputs. Figure 2 shows the logical data flow from the 14 address input terminals through the "AND" gate to the "OR" gate and to the output terminal.

The large variation in the partial product terms possibilities of the 14 input variables are shown below:

$$P_{1} = I_{1} I_{6} I_{7} \overline{I_{10}} I_{14}$$


$$P_{2} = I_{4} I_{5} I_{7} I_{12} \overline{I_{13}} I_{14}$$

$$P_{3} = I_{6} I_{12}$$

$$P_{4} = I_{8} I_{9} I_{10} I_{11}$$

$$\vdots$$

$$P_{96} = I_{1} I_{2} I_{3} I_{13} I_{14}$$






FIGURE 1.

11




FIGURE 2.

It is possible to combine or collect by mask option any of the product terms for any of the several outputs to establish the output code combinations desired. Logically any or all of the partial product terms (AND terms) can be combined (ORed) at each output.

The equations for the output group have the following form:

$$O_1 = P_1 + P_{16} = P_{20} + P_{42} + \dots P_{92}$$
  
 $O_2 = P_6 + P_{16} + P_{17} + P_{42} + \dots P_{52}$   
 $O_3 = P_1 + P_{20} + P_{36} + \dots P_{96}$ 

Each of the partial product terms labeled  $P_1$  through  $P_{96}$  are shown as they appear at each output. Note that the same product term may be used in as many output equation groups as required. It can be seen that  $P_1$ , the first product term, is used in both outputs one and three and  $P_{16}$  and  $P_{42}$  are used in outputs one and two.

A PLA need not have more than one output but it is generally more efficient to build the PLA or ROM with more than one output. The PLA in this discussion has eight output terminals which reflect the silicon efficiencies of today's technology. This product has the ability to be masked with outputs in either a positive true state or a negative true state. (Figure 2) These capabilities enhance the elements value when applied to the system solution since the inverter at the output terminal is not required.

To use this memory storage device, the memory storage equations must be written or tabulated so they can be stored within the mask programmed element. A large number of possible choices exist when the equations or product terms are collected

at the outputs. The system designer must test the possible choices to be used within the PLA. He should combine all mutual terms within the same package. Commonly grouped product term adds to the efficiency of the PLA or PLA array as indicated in the previously mentioned equations.

## WHY A PLA?

The application of the PLA in a digital solution is a natural evolution in system design. Several years ago digital systems were designed with gates and dual D memory elements. The system at that time, was conceived and implemented in its best possible way. A later development in system design utilized ROM's to provide the complex decoding for the control necessary to satisfy the same system design objective. Now we are in a new era. The design of the same system control function can be achieved by utilizing the desirable characteristics of the PLA (Programmable Logic Array). The reason for this evolution of design is based upon one or more of three possibilities. First, the new design will yield a higher performance solution. This generally relates to an improvement in system dynamic performance because fewer levels of logic are required to provide the same control function. Second, the design will result in a lower parts cost. This is due to the more efficient use of the memory array as compared with the normal rectangular array ROM. The third possible advantage comes from the reduction in system manufacturing cost brought about because of the reduction in component assembly cost, the reduction in printed circuit board cost or possibly connector cost within. the system. Each time a system's physical size can be reduced by the use of more complex elements such as a PLA (Programmable Logic Array) the cost of that system decreases also because fewer cards and connectors are required.

## THE PLA AS A CODE CONVERTER

Being a device, which from its input terminals produces outputs in accordance with a predefined set of rules, a PLA can be viewed as a memory storage device (i.e., a limited capability ROM). Hence, if all the partial product terms for a particular code conversion can be limited to the 96 available, then the PLA could be used in this application.

Recall that a product term consists of a combination of input variables which can represent a characters code, then the code conversion is possible for a 96 character set. Take the case of 12-line Hollerith to 8-line ASCII conversion as an example. Theoretically, 12-line input represents the possibility of 4k words. Actually, seven of the 12 Hollerith lines are not binary coded lines, they are ordinary decimally coded lines. So that a ROM structure with 12 input lines are not used, these seven lines must first be encoded to 3 binary lines using additional logic elements prior to being presented into a common 8-input ROM (Figure 3A). In addition, the 12-input ROM would have to decode all the non-existent input possibilities into don't care (or error) output states.

The PLA solves this problem efficiently. All 12 inputs are presented to the PLA. Since selective decoding is a feature of the PLA no provision need be made for pre-encoding of the inputs (Figure 3B).

An invalid input is designed to produce an all-high output state by virtue of the fact that it is not a recognizable product term.

## THE PLA AS A DECODE ELEMENT IN A DIGITAL PROCESSOR

Why does it naturally follow that the PLA lends itself to the control function of a digital processor or other simularly organized system? Many processor oriented systems have control instruction codes which are much wider (a large number of inputs bits) than that which can be easily satisfied with ROM's.




FIGURE 3B.




FIGURE 3A.

These types of applications have nine to eleven logical control code inputs. The timing code is also significant since the input instruction code must be logically "ANDed" with timing to form the output control signals. This results in a total input control group of eleven to thirteen bits to effect output control. Standard ROM's can be used to solve the the design problem. They have been used in the past but at the expense of system in component expense and generally in dynamic performance. If a complete input to output decode is solved, the cost of the complete ROM array is quite expensive. Two levels of logic are required to decode the proper ROM element group and enable the input data word to propagate to the output terminals (Figure 4). The technique is generally quite expensive since the quantity of ROM elements can be large.

In actual system use, not all combinations of codes of instruction data and timing data are used therefore, it is possible at times to use data compression techniques to reduce the number of ROM's necessary to store the output data. The technique normally used is to multiplex the required codes into the ROM elements as required by timing or a particular section of the input code group.

An example of such a multiplexer data decoder solution using ROM's is shown in Figure 5. Note that this solution technique uses two levels of multiplexers (DM74153's) to route the proper data to the ROM group. The use of these multiplexers significantly reduces the number of ROM's required but adds to the delay time to achieve the proper output levels. This technique also requires many engineering hours to first achieve a solution and even more to effect a change.

All five multiplexers and a ROM element are used to precode the inputs V of A PDP-8 system control ROM set.

A PLA solution would simply involve generating the logic equations for the outputs, isolating the common product terms, and implementing it in a masked PLA. Figure 6 illustrated how a PLA solution might look for the same 20-bit output word structure. The advantages of this approach are obvious

First, the PLA design yields a higher performance solution. System dynamic performance will improve due to the reduction of signal paths interconnections and signal skewing. Secondly, a ROM solution is inefficient, requiring more silicon than is necessary to do the job and hence higher cost. Lastly, a reduction is effected in manufacturing costs due to the reduction in component assembly cost, P.C. Board cost, and interconnection cost.

### THE PLA AS A SEQUENTIAL CONTROLLER

Another system application of the PLA is in sequential controllers. A sequential controller usually requires that a random set of input variables occur simultaneously to satisfy the condition of a particular state. This condition then allows advancing to the next controller state of the sequencer. An illustration of the use of the PLA in a sequencer application is that of a traffic controller. Referring to Figure 7, it is assumed that traffic can flow at high rates in any of four directions. It is also assumed that each direction has a left turn internal and that there is also provision for manual inputs to the system. It is also required to modify the timing interval depending upon the detected flow rate in any direction. The PLA is used as the controller for this adaptive sequence timer.

It would be possible to start the sequence within any of its possible status. While in each state, the other possible states are scanned to determine if the present state should be shortened or made longer in the example case, states B, C and D are checked as to the traffic status while the sequencer is in state A






FIGURE 4.





Note that the state diagram Figure 8 shows that the maximum time interval X is checked to be greater than the present value of the A elapsed time counter. If this is true, the state counter indexes to the next machine state (state B). The output data transmitted to the holding memory (DM8551's in Figure 7) will be changed with every state step in the system. The four packages of holding memories are used to store the control information for the traffic indicators. The memories (DM8551's) are sequentially updated by using the same scan decoder which is used as a multiplex decode of remote traffic counters (DM85L54's).

The control coding developed allows a state interval to be shortened because one of the cross streets has detected on coming traffic. Also, the state interval can be lengthened if no cross or left turn traffic is detected. As the sequencer steps from state to state the other state conditions are tested. In other words, while in state B state conditions for A, C and D are tested for the necessary conditions which might modify the timing of state B. The four traffic counters which are shown in Figure 7 as DM8554 elements are multiplexed sequentially into the PLA sequencer controller where they are logically "ANDed" with present state timing. Using this information the sequencer period is modulated per the equations defined by the state equations.

It should be noted that the sequence order need not be orderly. The sequence of states through a complete cycle may have repeat intervals or jump commands in any step within the vastly variable complete sequence loop. There is no special requirement that the sequencer be designed with order in mind if some sort of disorder will yield an improvement in performance. The performance advantage may relate to a dynamic performance improvement or it may relate to a cost performance improvement. Generally a cost improvement results when fewer parts are required in the overall solution.

### DESIGNING WITH A PLA


How should a PLA solution be developed? An orderly approach to the solution is necessary when the control word is wide and complex in form. The following techniques may be of some help in determining the decode combinations when using a PLA solution.

- List all input control codes which are required for each output.
- Reduce this list logically to minimize the number of partial product terms.
- Combine similar terms which may be used on more than one output terminals.
- Group outputs which can share the largest percentage of the same partial product terms.

There are some additional considerations with the general solution. Let's assume the following prob-

lem. The input control code is 14-bits wide and the output control word is 28-bits wide, Figure 9. This means that we would use four PLA's to generate the decoder solution if none of the packages required more than 96 partial product terms. In our example assume that there are four output codes which have 90 partial product solutions without considering the terms required by the four other output terminals of the PLA under question.

The initial thought about solving this problem, would suggest the use of an additional PLA with inputs and outputs connected together to obtain the extra product terms. Since the four PLA's have a total of 32 outputs and only 28 are required, the 4 unused additional outputs may be coupled from a second PLA to the PLA which first contained the 4 high usage partial product groups of terms (Figure 9).



Doing this allows half of the partial product terms to be placed in each of two separate PLA's. PLA's can be connected with common inputs and common outputs. It should be noted that the output code for the common terms must be programmed using a negative true logic for, since this permits "wire-OR'ing" the outputs. This very significant design possibility would not be allowed if standard ROM techniques are used.

This interesting observation shows that memory expansion for this product (PLA) is different than other memory elements. The normal Read Only Memory (ROM) or Random Access Memory (RAM) elements have chip select inputs which must be decoded and selected before the package is activated. When these types of memories are expanded, additional decoder logic elements are required to select the proper memory array Figure 4. In case where there are more than one output terminal,

it is necessary to activate the entire package group and therefore an entire memory word must be used for the address.

Neither of these conditions are necessary for the PLA. If the partial product does not exist as a decoder or programmed condition, the outputs do not change but if that product term does exist the outputs respond to the solution. In the PLA case it is possible for any one or combination of outputs to be selected from different but mutually connected packages (Figure 9). This element technique of grouping common control codes can simplify the solution. The technique may be used with multiple outputs to any degree which can prove economically efficient to the system design.

This last technique is a variation of items 3 and 4 in the design suggestions listed earlier. Utilization of this technique can result in significant improvements in memory storage efficiencies when compared different PLA solutions.

## CONCLUSION

The two example applications, that of the control decoder within the digital processor and the traffic light sequencer, show the economic advantages of using the PLA because a reduction in circuit complexity and quantity results. The processor example application results also in an improvement in dynamic performance. Additionally both of these examples have a convenience of design which allows the system's work function to be modified without changing the overall system. Only a change of PLA programming need be accomplished to change the function of the decoder or controller system.

There are many more design ideas which will become apparent within your system when the PLA is applied to the system design. More design flexibility than that available with the ROM or random logic design can be achieved with the application of PLA elements to the system. The overall result will be more logic function per system dollar.



# **App Notes/Briefs**

### **CUSTOM ROM PROGRAMMING**

### INTRODUCTION

Custom ROM programs are submitted to National in three formats: paper tape, punched cards or truth table with punched cards being the preferred. These programs are converted into machine language and outputted on a magnetic tape. This magnetic tape is used to make the programmable gate mask and the test tape. Wafers are held in inventory at gate mask. The wafers are then completed using the custom gate mask and tested at the wafer level. The wafer is then scribed and the good dice assembled. After assembly the units are tested using the custom test tape to assure the correct output pattern for every address.

When MOS was in its infancy the design engineers called a logic ONE a low voltage because a P-channel MOS transistor is turned on with a negative bias applied. This became known as NEGATIVE logic and was the opposite of TTL's POSITIVE logic. As the MOS technology evolved and TTL compatibility became a reality it became desirous to use the same logic in MOS as in TTL. Therefore the first ROMs to come out were specified in NEGATIVE logic and the new ROMs are specified in POSITIVE logic. Extra care must be taken in

entering ROM codes that it is clear which logic level is used. National has programs to convert NEGATIVE logic to POSITIVE or POSITIVE to NEGATIVE so ROMs can be entered in either logic but the customer must specify which logic it is.

### **DEFINITIONS**

### Logic Definitions

NEGATIVE Logic: "0" =  $V_H$  = the more positive voltage. "1" =  $V_L$  = the more negative voltage.

POSITIVE Logic: "0" =  $V_L$  = the more negative voltage. "1" =  $V_H$  = the more positive voltage.

### Input Output Definitions

Address:  $A_1$  is the least significant input address on ROMs.  $L_0$  is the least significant input address on character generators.

Outputs: B<sub>1</sub> is the least significant output.

### INFORMATION NEEDED

So that National can better serve its customers the following information must be submitted with each ROM code.

	National Semiconductor Corporation 2900 Semiconductor Dr., Santa Clara, CA 95051		NATIONAL PART NUMBER			
7617	Phone (408) 732-5000 TWX 910-339-9240		ROM LETTER CODE (NATIONAL USE ONLY)			
NAME			DATE			
ADDRESS			CUSTOMER PRINT OR I.D. NO.			
CITY		STATE ZIP	PURCHASE ORDER NO.			
TELEPHONE	NAME OF PERSON NATIONAL CAN CONTACT (PRINT)	AUTHORIZED SIGNAT	TURE DATE			
		<del></del>	<del></del>			



## TRUTH TABLE FORMS

Use the appropriate form for submitting truth tables.

### Form I

MM3501 MM5204 MM5201 MM4210/MM5210 MM5202 MM4211/MM5211 MM4214/MM5214 MM4220/MM5220 MM4231/MM5231 MM4232/MM5232 MM4233/MM5233

MM4203/MM5203

MM4211/MM5211 MM4213/MM5213 MM4221/MM5221

MM4230/MM5230

ADD	(	OUTP	UT (	ODE	NO	TE:	1	LSB	
ADD- RESS	B8	В7	В6	B5	В4	В3	B2	B1	SUM
0									
1									
2									
3									
4									
5									
6									
7									
8									
9	ļ								
10									
11	ļi							-	
12	<u> </u>					-		-	
13									
14	-								
15	-							-	
16	-	-		-				-	
18			_			27.5			
19	-		-		-			-	
20									
21	-					-			-
22	-								
23				-					<u> </u>
24									
25	-								
26									
27	<u> </u>								
28									
29									
30									
31									
32									
33									
34									
35									
36								<u> </u>	
37			<u>_</u>	_	L		<u> </u>	<u> </u>	
38	<u> </u>	-		-				<u> </u>	
39	ļ				ļ		L	<u> </u>	
40		<u> </u>	<u> </u>		Ĺ			<u> </u>	
41			<u></u>	<u> </u>		L	L	<u> </u>	
42	ļ			<u> </u>		<u> </u>		<u> </u>	
43	-		_		-		<u> </u>	<u> </u>	-
44							L	<u> </u>	
45	-		<u> </u>	_					
46	ļ	_	-	-	<u> </u>	-	-	-	
47				<u> </u>	<u> </u>	<u> </u>	ļ	Ŀ	-
48	<u> </u>		-	-		-			<u> </u>
49			-	-	-	-	-	-	-
ТВ		L	L	L	L	1	l	<u> </u>	L

			OUTP	UT (	CODE	 :			
ADD RESS	В8	В7	В6	В5	В4	вз	В2	LSB B1	SUM
50		T					-		
51									
52									
53									
54					-				
55									
56				<u> </u>	-				
57									
58									
59	Ī								
60									
61	1								
62					Ī				
63									
64									
65									
66									
67	i.	<u> </u>							
68									
69	<b>†</b>								
70		<u> </u>							
71	_			-					
72		-	-	-	<del>                                     </del>				
73	-	<u> </u>			<del>                                     </del>		-		
74	-	_	-		-				
/5	-	-			<u> </u>			-	
76	-	_	-	-	-			-	
77	<del> </del>	-							
78	-			-					
	-					·	-		-
79						-		-	
80	├	-	-	<u> </u>					
81	├				<u> </u>			-	
82	<u> </u>		ļ				-	_	
83			ļ						
84	<u> </u>	ļ	ļ		<u></u>				
85	_						-	ļ	
86	<u> </u>	ļ	ļ						
87	Ľ.		ļ,					ļ	
88							L.,	L	
89	<u> </u>		L	L	<u> </u>		L		
90	<u> </u>		-			<u> </u>	<u> </u>		<u> </u>
91	<u> </u>						<u> </u>		
92	ļ		-			_	<u> </u>	_	
93					<u>_</u> :	<u> </u>			
94									
95	ļ				Ŀ	L		,	
96		<u></u>							
97									
98									
99									
ТВ					l				

Note 1: The Appropriate Logic Level box must be checked or order will not be accepted.

POSITIVE Logic on Addresses and Outputs

□ NEGATIVE Logic on Addresses and Outputs

Note 2: The MM4232/MM5232 and MM4233/MM5233 have programmable chip selects and the logic level to enable the chip must be specified. CS 1  $\perp$  CS 2  $\perp$  CS 3  $\perp$  CS 4 $\perp$ 

Note 3: TB is the total "1" bits in a column expressed in Decimal.

## Form II

MM5212 MM5215 MM4229/MM5229 (Positive logic only)

ADD- RESS	B12	B11	B10		PUT B8	COD B7		TE: 1		В3	B2	LSB B1	SUM
0	-			_		r -			ř			Ţ.	
	-	-	1	-		<del> </del>	-		-	-	-	H	
2	$\vdash$	-	-	-	-	+	-		├	-	-		-
3		-	<del> </del>			1				<u> </u>		<del> </del>	-
4		-	├	-	-	-				-	-	-	-
5	-	├	-	-	-	<del>  -</del>		<del> </del>			-		-
<u> </u>	-		$\vdash$	5.0	-	-	-		<u> </u>	-	-		-
b	-	-				-			-		_		
	<u> </u>	-				-			-	-	<u> </u>		-
8			-		-	-	-	-	<del> </del>		-	-	-
9	ļ	↓	ļ	ļ	-	ļ.,	-	ļ		-		ļ	
10	<u> </u>		<del> </del>			<b>!</b> —		_	-		-	ļ	
11		<u> </u>	L		-	<u> </u>							L
12			<u> </u>										
13		L	<u>.</u>			<u> </u>							
14	<u></u>	_				L_							
15												L	
16													
17													
18									-			T	
19											-		
20										1			
21	-		1.				-			-	-		
22		-				1.	1						
23		<del>                                     </del>		1		1							-
24		·				1						T	
25		<u> </u>				1							
26			T-					_	-	-		1	
27	-	<b></b>	_		-		_	<u> </u>		-			
28	-	-	<del> </del>		-	-	-	-				t —	_
29		$\vdash$	<del>                                     </del>			t.			<del>                                     </del>		-	<del> </del>	
30	-	<del> </del>	+			÷	-			<del> </del>	-	-	-
31		-	-	-		1	-	<del>  -</del>	<del> </del>	-		-	
32	-			-	-	-	-			-	-	├	
33			├	-	-			-		-	-	-	-
	-	-	<del>-</del>	-			-		-	-	<u> </u>		
34	-		<u> </u>	<u> </u>	ļ	ļ			ļ	-		-	<u> </u>
35	ļ	-	-	_	ļ	-			-	<u> </u>	_	<u> </u>	-
36		-				-				-	<u> </u>	-	_
37			-			Ļ	<u> </u>					ļ	
38			1						_			<u> </u>	L
39	<u> </u>		<u> </u>			-	L	-				-	
40			<u> </u>			<u> </u>					-	<u> </u>	_
41		<u></u>				<u> </u>		_	_				
42													
43								1					
44											L		
45												Ī	
46													
47		T				1	T	T	1				
48						T							
49			t	-		1		<u> </u>	t	1		1	1
TB		+	<del> </del>	-		+	<del>                                     </del>		-	t	<del> </del>	-	-

ADD- RESS	B12	B11	B10		PUT B8	CODI B7				В3	<b>B</b> 2	LSB B1	SUM
50		-			T	T					Ī		
51								- 7				٠,	
52													
53													
54						Ι							
55						1					<b>—</b>		
56						1							
57		-				1			-				
58			_			1				_	_		
59					-	ļ			-	-	<del>  `</del>		
60			<del>                                     </del>	-	<del>                                     </del>	1				_	-	_	-
61		-	-	-	<del>                                     </del>	<del> </del>			-	-	-	-	
62		-	-		<del>                                     </del>	-			-	-	-	-	-
63	-		<del> </del>		├						-		-
64			<del> </del>	-		<u> </u>			·	-	-	-	
65		-	-	-	-	├		-			-	-	
66		-				<del> </del>				-	-	-	
		-	<del> </del>			<u> </u>	-	-	_	-	├	-	
67.	_	-	-	<u> </u>	<b>├</b>	₩-	_				-		-
68		-	-	-	-	<del> </del>	-	-	_		<u> </u>	-	ļ
69			-	-	├			-	<u> </u>		├	-	
70	_	-		-		-				ļ	-	_	
71		_	<u> </u>		ļ	-		-	_		-		
72		-		-	-	├	_			-	-	-	
73			-	-	<del> </del>					ļ	-	-	
74		-	<u> </u>	-	<u> </u>	-	-	-	_	-	<b>├</b>		
75			-	_	-	↓		7,1	-		-	<u> </u>	
76		_	├—	-	ļ	<u> </u>	-		<u> </u>	<u> </u>			
77		<u> </u>	<u> </u>			<u> </u>						<u> </u>	
78		ļ		_	-	-					<u> </u>	<u> </u>	
79		_	١_	<u> </u>		1			_	·	<u> </u>	ļ	
80		-	-		_	<u> </u>				<u> </u>	-		
81		_			<u> </u>	1			_		<u> </u>	_	
82		_	<u> </u>			-							<u> </u>
83		<u> </u>	1	<u> </u>		<u> </u>							
84										<u> </u>			
85			L.		_								
86			<u> </u>	L	· .							L	L
87						_		L		<u> </u>			
88					l	1.							
89													
90					L			L					-
91													
92		I											
93													
94		-											
95					1	1	Ι.					1	
96		T -	<u> </u>	<u> </u>	1	1					1	1	
97	_	1	1	1	1		1			T-	1		<b>-</b>
98		1	1		1	1	1	_		_	1		
99		$\vdash$	$\vdash$	$t^-$	T	<u> </u>		-		_		1	
TB	_	1	t	<u> </u>	t	<del> </del>	1	_	<u> </u>	<u> </u>	1	_	<del>                                     </del>

Note 1: The Appropriate Logic Level box must be checked or order will not be accepted.

- □ POSITIVE Logic on Address and Outputs
- □ NEGATIVE Logic on Address and Outputs

Note 2: The MM4229/MM5229 has programmable chip selects. Specify the Logic Level to enable the Chip (Positive Logic) CS 1 \_\_\_\_ CS 2 \_\_\_\_ CS 3 \_\_\_

Note 3: TB is the total "1" bits in a column expressed in Decimal.



## Form III

## MM4240/MM5240

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS	B <sub>1</sub>			ORC B <sub>4</sub>		SUM
	(DECIMAL)	P1	82	В3	64	85	SUM
_0	0 0 0 5 5 5						
	001						
	010						
	011	_					L
·	100		L			_	
	110,	_		_			
	6 110	_	_	_			
	111	_	_	L			
_1	000						
	001	L	L.	L			
	010						
	0 1 1						
	100		<u> </u>	L			
	110		_				
	110		_				
_2	111						
_2	000						
	001		L				
	010						
	011	V					
	100		_				
•	110	_					
	110					_	
	111						
_3	000	_					
	001		L.,				
	010		_				
	011						
	100						
	110						
	110			_		_	
	· 7 111 TB			_		-	_

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS (DECIMAL)	B <sub>1</sub>	B <sub>2</sub>		ORC	85	SUM
_4	0						
	1	-		-		-	
	2						
	3				,		
	4						
	5						
	6				-		
	7						
_5	. 0		·				
,	1						
	2						
	3						
	4						
	- 5						,
	6						
	. 7						
6	0						
	1						
	2						
	3						
	4						
	5		٠				
	6						
	7						,
_7	0						
	1						
'	2						
	3						
	4						
	. 5					-	
	6						
	7						

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS (DECIMAL)	B <sub>2</sub>		SUM
_ 8	0			
	1			
	2			
	3			
	4			
	. 5			
,	. 6			
	7			
_ 9	0			
	1			
	2			
	3			
	4			
	5			
	6			
	7			
	TB			

Note 1: A logic "1" = most negative voltage. A logic "0" = most positive voltage.

Note 2: Line address  $\{L_0, L_1, L_2\}$  are the row or column select lines in a character generator application. In a read only memory application,  $A_5$  shall be considered the MSB and  $L_0$  the LSB.

Note 3: TB is the total "1" bits in a column expressed in Decimal.

## Form IV MM4241/MM5241

CE<sub>1</sub>

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS DECIMAL		B <sub>2</sub>		UT C		B7	BR	SUM
_0		-	T-			 	<u> </u>	1	30.0
_0	0 0 0 0 0								
	1 001								
	0 1 0								,
	3 011								
	100						,		
	5 110								
_1	000							-	
	1 001								
	2 0 1 0								
	011			-					
	100			Ŀ					
	5 110							-	
_2	000								
	001								
	2 010								
	3 0 1 1								
	100								
	110						<u> </u>		
_3	000								
	1 001								
	2 010								
	.0 1 1								
	100								
-	5 101								
_4	0								
	1	-				_		-	
	2						-		
	3		ļ —	-					
	4				,				
	5		-						
	ТВ								

CHARACTER ADDRESS (DECIMAL)	LINE ADDRESS DECIMAL 0 1	LSB B1		B3	UT (	B5		B7	В8	SUM
_5	1 2									
	2									
	2			-	_		-	-	-	
					-		-		-	-
	2	-		-		-				
	3			-	-	-		-	-	-
	5				-				-	
_6					-		-	<u> </u>		
	0	-								-
	1		-	<u> </u>	<u> </u>					
<del></del>	2		_		-	-		-		-
· · · · · · · · · · · · · · · · · · ·	3	-		_	-	-		_	_	
	. 4	_	-			-		_	<u> </u>	_
7	5.		<u> </u>	_		-		_	_	_
_7	0					-				
	1									
	2									
	3									
·	4			_						
·	5									
_ 8	0									
	1	-	-					-	_	
	2			-	-		-		-	
	3	-								
	4							1		
	5			-						
_ 9	0	-								
			-	-	-			_	-	
	2	-	-	-				_		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	3			-	-			-	-	
	4			-	-	-		-		
	5			-	_			-	-	
·	ТВ			-	-		<u> </u>	-	-	

Note 1: On the character address and output word negative logic is used:
A logic "1" most negative voltage
A logic "0" most positive voltage
on the line address positive logic is used:

A logic "0" most negative voltage A logic "1" most positive voltage


Note 2: Line address  $(L_0, L_1, L_2)$  are the column select lines in a character generator application. In a read only memory application  $A_6$  shall be considered the MSB and  $L_0$  the LSB.

Note 3: TB is the total "1" bits in a column expressed in Decimal.

### TAPE ENTRY FORMAT

Tape format for the following ROMs. MM3501 MM4210/MM52

MM3501 MM4214/MM5214 MM4210/MM5210 MM4220/MM5220 MM4211/MM5211 MM4221/MM5221 MM4213/MM5213 MM4230/MM5230 MM4231/MM5231 MM4232/MM5232 MM4233/MM5233



#### 8-BIT TAPE FORMAT

Note 1: The code is a 7-bit ASCII code on 8 punch tape.

Note 2: The ROM input address is expressed in decimal form and is preceded by the letter A.

Note 3: The total number of "1" bits in the output word.

Note 4: The total number if "1" bits in each output column or bit position.

Note 5: Specify product type.


Note 6: Must type POS logic, or NEG logic depending on which is used.

Note 7: LOGIC ON ADDRESS AND OUTPUTS must be the same (either POS or NEG).

Note 8: Specify the pattern necessary to enable the ROM on the ROMS that need chip selects.


Tape format for the MM5202, MM4203/MM5203 and MM4204/MM5204.

## PROM TAPE P AND N FORMAT



\*Data Field: Must have only P's or N's typed between B and F. No nulls or rubouts. Must have exactly eight P and N characters between B and F. Any characters except B and F may be typed between the F stop character and the B start be rubbed out. Data for exactly 256 words must be entered, beginning with word 0. P = "1" or the more positive voltage. N = "0" or most negative voltage. When the MM4204/MM5204 is used the word length is 512.

### PROM TAPE BINARY FORMAT



Note 1: Tape must be all blank except for the 513 words punched.

Note 2: Tape must start with a START punch.

Note 3: Data is comprised of two words the first being the actual Data the second being the complement of the data.

Note 4: A punch is equal to a "1" or most positive voltage and the omission of a punch is a "0" or the more negative voltage.

When programming the MM5202 or MM4203/MM5203 it should be remembered that the opposite logic from what is programmed will appear on the output of the PROM. In otherwords a P on the tape will program a Logic "0" or  $V_L$  in the PROM.

## CARD ENTRY FORMAT

Card format for the:

MM3501 MM4210/MM5210 MM4213/MM5213 MM4214/MM5214 MM4221/MM5221 MM4230/MM5230 MM4232/MM5232 MM4233/MM5233

MM4211/MM5211

MM4220/MM5220 MM4231/MM5231

M 4 2 X X Note 5		2.4	10.10					
Q S Note 6				No. 202		-		
s1 -x }								
\$2 - X Note 9								
s3 - x								
s4 - x J	PNote 2	Lpg 91-J	☐Note 3					
000 00000 0 0 0	A 0 0 1	01010001	3	A .0 .0 2 .	00001111	4		
0.03 0.000 0 0 0 0 0	A 0 0 4	10111000	.4.	A 0 0 5	01010101	4		
006 0011 0 0 1 1 4				,A 5 T 1	1 0 0 0 0 0 0 0	1		
88 140							1	
87 150								2 4 4
86 250								
85 400		74.7		7.				11.11
84 010					and the second			
83.100								
82 299	100000			1				
81 098			44.5					
Note 8								
Note 4								
					<u> </u>			
*								
			The second second					-

- Punch three input addresses per card with the first address in columns 1-25, the second in columns 26-50 and the third in columns 51-80. Note 1:
- The ROM input address is expressed in decimal form and is preceded by the letter A. The total number of "1" bits in the output word.

  The total number if "1" bits in each output column or bit position. Note 2:
- Note 4:
- Specify product type. Note 5:
- Note 6:
- Specify product yrpe.

  Must type POS logic or NEG logic depending on which is used.

  LOGIC ON ADDRESS, OUTPUTS AND CHIP ENABLE must be the same (either POS or NEG).

  Leading zeros must be punched.
- Note 7: Note 8:
- Note 9: Specify the Chip Select Logic Levels that will enable the ROM where necessary.

### Card format for the MM5212.

15212	2	Note 5							1.0																
s.	1	Note 6				- 1		<u> </u>	Г-6	12		b1					Note 2								
000	0000	0 0 0	0 0 0	0.0	, 0 0			0 0.4	600	0 0 0	0 0 0	0 0 0	. o	•	A 0	002	0 1	0 1	0 1 0	1 0	1 0 1	0 8			
0003	,111.1	1 1 1	111	1 1	. 12		' A (	0 0 4	0 1 0	0 1, 0	1 0 1	0 1 0	1 0		A 0	0 0 5	1-1	1 1	1 1 1	1 1	1 1 1	1 2			
000	0000	0 0 0	0.00	0 0	0 0	***							Note 3—		A 1	0 2 3	0 1	0 1	0 1 0	.,1 0	1 0 1	0.6			
112 1	40	Note 4																							
111 2	10																							4 .	
110 2	0.9												1 1						-						4,44
109 7	06										-		-		-		-	7.					•		
08 2	5 0				,							-		1				-							
07 8	310							1 1			1.		-												
06 2	200	-						-			7.							-							
05 2	205		~						-														- 41		
04 3	84.									-			7				-				-				
03 6	311										٠.			4	:										
302 4	165	,			-						-	:								1			-		
301 1	160									-								-							
											7														
															-										
-																								-	
			-		-												7.7			-					
																			-			1,41			
												-						<del></del>							

- Punch three input addresses per card with the first address in columns 1-25, the second in columns 26-50 and the third in columns 51-80.
- The ROM input address is expressed in decimal form and is preceded by the letter A. The total number of "1" bits in the output word.

  The total number if "1" bits in each output column or bit position. Note 2:
- Note 3:
- Note 5:
- Note 6:
- Specify product type.

  Must type POS logic.

  POSITIVE LOGIC ON ADDRESS AND OUTPUTS. Note 7:
- "1" more positive output. "0" more negative output. Note 8:
- Leading zeroes must be punched.

Card format for the MM5215.

M 5 2 1 5	Note 5																
E G	Note 6			F-612		b1 7	Note 3		Г	Note 2							.,
0000 0000	00000000	0 0	A 0 0 0 1	00000	0000	000	0 0	A 0 0	0 2	0 1	0 1	0 1 0	1 0	1 0 1	0 6		
0003 111		1 2	A 0 0 0 4	01010	1010	101	0.6	A 0 0	0 5	1 1	1 1	111	1 1	1 1 1	1 2		
0006 000		0 0						A 1 0	2 3	0 1	0 1	0 1 0	1 0	1 0 1	0.6		
812 140																	-
811 210																- 1	
810 209																	
809 706	Note 4		-														
808 250								-									
807 810																	
806 200																	
805 205																	
804 520																	
B03 611																	
802 465																	
801 160																	
	<del>,</del>											.,					
											-				-		
															-		
																	-
													-				

Punch three input addresses per card with the first in columns 1–25, the second in columns 26–50, and the third in columns 51–80. The ROM input address is expressed in decimal form and is preceded by the letter A.

The total number of "1" bits in the output word.

The total number if "1" bits in each output column or bit position.

Note 5: Specify product type.
Note 6: Must type negative logic.
Note 7: NGCATIVE LOGIC ON ADDRESS AND OUTPUTS.
Note 8: "I" more negative output. "O" more positive output.
Note 9: Leading zeroes must be punched.
Note 9: Leading zeroes must be punched.

Card format for the MM4229/MM5229.

MM 4 2 2 9											
os						*****					
E 1 + 0 Note 2											
C E 2 = 0 Note 3											
CE3-0 Note 4 Note 5			F	b1	7		<u></u> ,	Note 5			
A 000 000 0 0 0 0 0 0 0	0 0 0	A 0 0 1		000000	0.0	Α .	0 0 2	0 1 0 1 0	101010	1 0 6	/
A 003 1111 1 1 1 1 1 1 1	1 12	A 004	0 1 0-1 0	101010	1 06	Α	0 0 5	11111	111111	1 12	
A 008 000000000000	0 0 0				Note 3	٨	2 5 6	01010	101010	1 0 6	
512 140 · Note 8						•					
811-210											
810 209											
BO 9 706								-			
TB08 250											
TB07 510											
TB06 200											
T805 205											
TB04 520											
803-611											
TB0 2 465											
801 160											
Note 10											

The code is Hollerith as punched on IBM Model 029. Corresponds to Pin 16 Corresponds to Pin 15 Corresponds to Pin 14 The ROM input address is expressed in decimal form and is

preceded by the letter A.

Note 6: All 256 address (0-255) must be coded.

Note 7: The total number of "1's" in each input word.

Note 8: The total number of "1's" in each output column.

Note 9: Leading zeros must be punched.

Note 10: The customer may use his own ID designation if he does not punch the first column.

Note 11: Positive logic on address and outputs "1" more positive voltage "0" more negative voltage.



# App Notes/Briefs

## DESIGNING MEMORY SYSTEMS USING THE MM5262

### INTRODUCTION

The objective of this application note is to describe, in detail, the operation of the MM4262/MM5262 Dynamic 2K P-channel silicon gate RAM and how to apply this RAM in designing memory systems. Specifically the topics to be covered are:

- Detail description of operation of MM4262/ MM5262
- Memory Systems Application of MM4262/ MM5262
  - A. Interface
  - B. System Timing
  - C. Refresh Requirements
  - D. Power Considerations
  - E. Printed Circuit Layout Considerations
- III. A 16K x 10 Memory Application Example

Although the MM4262/MM5262 device is being used as the primary example, many of the topics discussed are of general application to the design of memory systems.

### I. Detail Description of Operation of MM4262/MM5262

The MM4262/MM5262 is a 2048 x 1 random access read/write dynamic MOS memory. "2048 x 1" says the device is organized as 2048 words with each word containing one bit. "Random access" says that words may be accessed in any sequence. "Read/write" says that

information can be read from the memory or written into the memory. "Dynamic" says the information is stored in the form of voltages on capacitors. Lastly "MOS" says the device is manufactured using Metal-Oxide-Semiconductor technology.

Inputs consist of eleven address inputs ( $2^{11}$  = 2048), Chip Select, Read/Write Control, Data In, three clocks and three power supplies. All inputs except clocks and power supplies can be driven by standard TTL circuits. The power supplies are nominally  $V_{DD}$  = -15V,  $V_{SS}$  = +5V and  $V_{BB}$  = +8.5V. The clocks swing from  $V_{DD}$  to  $V_{SS}$  nominally. There is one output which sources current.

A logic diagram for the MM4262/MM5262 is shown in Figure 1. Because dynamic logic is difficult to represent in standard logic symbols it is necessary to show actual transistors in some cases. Further, the internal logic is shown in negative logic notation. In this notation a logic "1" is the most negative voltage level and a logic "0" is the most positive voltage level. This is opposite to the normal TTL logic convention. It may seem, at first, that this change in logic convention introduces unnecessary confussion, particularly since all inputs and outputs to the MM4262/MM5262 are specified using standard TTL logic convention. However, once the negative logic convention is accepted and inputs are translated to this convention it will be much easier to understand the internal operation of the MM4262/MM5262.

To aid in this translation *Table 1* shows inputs and outputs in TTL positive logic format and in the negative logic format used in *Figure 1*. See page 11.

	TTL Positive Logic Notation (V <sub>DD</sub> = -15V, V <sub>SS</sub> = +5V)	Negative Logic Notation Used In Figure 1 (V <sub>DD</sub> = -15V, V <sub>SS</sub> = +5V)
	Voltage Level Logic Level	Voltage Level Logic Level
	3.5V to 6V 1	3.5V to 6V 0
Inputs	–5V to 0.8V 0	-5V to 0.8V 1
	≥ 500μA @ 1.8V 1	≥ 500μA @ 1.8V 0
Outputs	≤ 100µA @ 0V 0	≤ 100μA @ 0V 1
	4V to 6V 1	4V to 6V 0
Clocks	-16V to -14V 0	-16V to -14V 1
Internal	5V 1	+5V 0
Levels	-15V 0	-15V 1

Table 1

Using the negative logic notation described in *Table 1* a logic "1" (-15V) applied to gate of an MOS transistor will cause that transistor to turn on giving a low impedance between the drain and source terminals, while a logic "0" will cause that transistor to turn off giving a high impedance between the drain and source terminals.

Detail A, shown in Figure 1, shows the basic memory cell used in the MM4262/MM5262. Information is written into the cell and read out of the cell via the column line  $X_N$ . The Write and Read operation are controlled by the two row lines,  $Y_{MW}$  and  $Y_{MR}$  respectively. Information is stored in the cell as a voltage level on capacitor  $C_{\Delta}$ .

At  $\phi_1$  time,  $\phi_1$  clock at logic "1", all X lines are precharged to a "1" level by the transistors labeled Q1. This "1" level is maintained by the capacitance of the X lines until it is conditionally discharged by the cells of the selected row.

The conditional discharge of the X lines takes place when Y read line,  $Y_{MR}$ , goes to a logic "1" turning on  $Q_{A2}$ . If a logic "1" is stored on capacitor  $C_A$ ,  $Q_{A3}$  is conducting, allowing the  $X_N$  line to discharge to  $V_{SS}$  (+5V). If, on the other hand, a logic "0" is stored on capacitor  $C_A$ ,  $Q_{A3}$  is not conducting and the  $X_N$  line will maintain the logic "1" level established during  $\phi 1$  time. Note that information being read out of the selected cells on the X lines is of the opposite level as that stored on capacitor  $C_\Delta$ .

Although the information from only one cell will be output from the RAM, when the YMR line of a particular row is taken to a logic "1", all 64 X lines will assume the complement of the data stored in the 64 memory cells of that row. This characteristic is fundamental to the refresh operation of the MM4262/MM5262 and will be discussed in the following text.

The Write operation is controlled by the Y write line,  $Y_{MW}$ . When  $Y_{MW}$  of a particular row goes to a logic "1" level  $O_{A1}$  conducts charging the storage capacitance,  $C_{A}$ , to the same logic state that existed on the  $X_N$  line prior to  $Y_{MW}$  going to a logic "1". Note that when the  $Y_{MW}$  line of a particular row goes to a logic "1" the information on the 64 X lines will be transferred to the 64 cells of the selected row.

Since the information is stored as a voltage on a capacitor this voltage must be restored or "refreshed" periodically or leakage currents will cause its loss. As described above information can be read out of a cell on to its corresponding X line and also can be read from the X line back to the storage capacitor,  $C_A$ . Referring to Figure 1, the row lines  $Y_{MR}$  and  $Y_{MW}$  (M = 1 through 32) are driven by transistors  $Q_3$  and  $Q_4$  respectively. Address inputs  $A_0$  through  $A_4$  select which row is to be driven by taking the gates of  $Q_3$  and  $Q_4$  to a logic "1". As can be seen from the logic diagram the Y Read line of the selected row will go to a logic "1" when  $\phi_2$  is a logic "1".

and the Y Write line will go to a logic "1" when  $\phi_3$  is a logic "1".

In order for the MM4262/MM5262 to operate properly the clocks  $\phi_1,\,\phi_2,\,$  and  $\phi_3$  must be applied in sequence. Also, as can be seen from the above description of its operation, the clocks must not overlap one another. For instance, if  $\phi_1$  and  $\phi_2$  were both on simultaneously, the  $X_N$  lines could not be discharged properly by the memory cell transistors,  $Q_{A2}$  and  $Q_{A3}.$  If  $\phi_2$  and  $\phi_3$  were on together, the memory cell would quickly lose the information stored there.

The refresh of a row will then be accomplished when the clocks  $\phi_1$ ,  $\phi_2$  and  $\phi_3$  are applied in sequence. The sequence of events would occur as follows:

- (1) All X lines are precharged to a logic "1" at  $\phi_1$  time
- (2) The complement of the data stored on the cell capacitors of the selected row, is stored on the X lines at φ<sub>2</sub> time.
- (3) The information stored on the X lines is written back into the cells of the selected row at  $\phi_3$  time.

There is then only one remaining question to resolve. The above refresh cycle restores not the original voltage stored on capacitor  $C_A$ , but its complement. When the information is eventually read out of the cell, how can we tell if the cell contains a logic "1" or "0", since the voltage alternates with each application of the  $\phi_3$  clock? The answer is the Dummy Cell shown in detail B of Figure 1.

There are 32 Dummy Cells, one for each row. The output, DC, of the Dummy Cell corresponds to the XN line of the memory cell. Like  $X_N$  of a memory cell, DC is precharged to a "1" level at  $\phi_1$  time (through  $Q_5$ ). Since the YMR and YMW lines are the same for the Dummy Cell and its corresponding row, the output, DC, of the Dummy Cell will alternate between a logic "1" and a logic "0" each time the  $\phi_1$ ,  $\phi_2$ , and  $\phi_3$  clocks are applied. As will be discussed, the output, DC, is used to complement or not complement the input and output information. The Dummy Cell is equivalent to a one bit counter and determines if the row has been complemented an even or an odd number of times. Since DC is changing in synchronism with all memory cells in its corresponding row, the voltage out of any cell will be properly interpreted logically to the outside world.

The description of the basic memory storage mechanism is now complete. All that remains is a description of the circuitry required to transfer information into and out of a particular cell. In order to understand the input/output circuitry, it is necessary to specify the timing

requirements of the MM4262/MM5262. Figure 2 shows these timing requirements. The necessity of non-overlapping clocks has already been discussed. The timing diagram quantitatively shows this with the timing intervals T12, T23 and T31. In general, it requires a certain amount of time for information to propagate through the internal logic elements. This propagation time limits the minimum allowable clock pulse widths (T<sub>1PW</sub>, T<sub>2PW</sub> and T<sub>3PW</sub>) and the minimum allowable time between clocks (T12, T23 and T31). Input signals in general must be in a stable logic state prior to a clock edge, input set up time, and after a clock edge, input hold time. These signals are subscripted "S" (set up) and "H" (hold) respectively on the timing diagram. Set up and hold times are also determined by internal propagation delays.

All timing conditions, as specified in the MM4262/MM5262 data sheet, must be adherred to for the proper operation of this device. This seems like an obvious statement, but in cases of malfunction it is often found that incorrect timing and/or voltage levels are the cause.

Up to this point, the description of the MM4262/MM5262 has proceeded from the inside out, so to speak. Changing our perspective at this time will make the description of the input/output circuitry more easily understood. To do this, let us consider the basic functional blocks of this, and almost any other RAM for that matter.

The basic functional blocks are: (1) Input Address Buffer, (2) Input Data Buffer, (3) Write Circuit, (4) Row Decoder, (5) Column Decoder, (6) Memory Storage Array, (7) Sense Circuit and (8) Output Data Buffer.




FIGURE 2. Timing Diagram for MM4262/MM5262

Any of the basic functional blocks is simple taken by itself. When considered in total, they only seem complex. Let us examine each, for the MM4262/MM5262, in turn:

### (1) Input Address Buffer

Addresses  $A_0$  through  $A_{10}$  and  $\overline{CS}$  are strobed into latches by the  $\phi_1$  clock. The latches hold the address and chip select information fixed until the next  $\phi_1$  clock updates them. The true and complement of address and chip select inputs are available at the latch outputs. The Input Address Buffer also converts from TTL voltage levels to MOS voltage levels required by the internal circuitry.

### (2) Input Data Buffer

The Input Data Buffer converts TTL input voltage levels to MOS voltage levels and gates the input data to the Write Circuit. The gating of input data is controlled by the  $\overline{\text{CS}}$ ,  $\overline{\text{R}}/\text{W}$  and  $\phi_3$  inputs and the output of the Dummy Cell, DC. When DC is a logic "0", the complement of the input data is written into the selected cell. When DC is a logic "1", the input data is written into the selected cell in the same logic sense in which it appears on the input pin.

### (3) Write Circuit

The Write Circuit is driven by the Input Data Buffer and in turn drives the DS lines. The Memory is divided into four quadrants. Each quadrant contains 512 bits of storage capacity. There is a separate Write Circuit for each quadrant. The inputs of the four Write Circuits are tied together.

## (4) Row Decoder

The Row Decoder decodes address inputs  $A_0$  through  $A_4$  into one of the 32 rows. The output of the five input NOR gate, of the selected row, goes to a logic "1", gating on transistors labeled  $Q_3$  and  $Q_4$ . Information is then read from or written into the cells of that row, at  $\phi_2$  and  $\phi_3$  time, as previously described.

### (5) Column Decoder

The Column Decoder decodes address inputs  $A_5$  through  $A_{10}$  into one of 64 columns. The output of the six input NOR gate, of the selected column, goes to a logic "1" at  $\phi_1$  time turning on the transistor labeled  $\Omega_2$ . Turning on  $\Omega_2$  will connect the selected X line to its appropriate DS line. As discussed previously, the X lines are precharged to a logic "1" at  $\phi_1$  time and, as will be seen, the sense amplifier also charges the DS line to a logic "1" at  $\phi_1$  time. At  $\phi_2$  time, information from the selected cell is input to the sense circuit via the selected X line through  $\Omega_2$  and the DS line. At  $\phi_3$ 

time data is written into the selected cell from the Write Circuit via the DS line,  $\mathbf{Q}_2$  and the appropriate X line.

### (6) Memory Storage Array

The Memory Storage Array contains 2048 memory cells (detail A) and is arranged in 32 rows and 64 columns. This array is subdivided into four quadrants of 16 rows and 32 columns (512 memory cells) each. The subdivision is necessary only to facilitate circuit layout and improve performance due to parasitic elements. It has no functional significance. The operation of the storage array has been discussed previously.

#### (7) Sense Circuit

The Sense Circuit is designed such that the DS lines are forced to a logic "1" and  $\overline{\rm DS}$  lines to a logic "0" at  $\phi_1$  time. Information from the DS lines is strobed and latched by the Sense Circuit at  $\phi_2$  time. The DS outputs of the Sense Circuits drive the Output Data Buffer.

## (8) Output Data Buffer

The Output Data Buffer converts the output data from MOS levels to the output current levels specified on the data sheet. Three of the DS lines, from the three quadrants not selected, will be at a logic "0" level. The fourth DS line, from the selected quadrant, will be gated to the output in the same logic sense when DC is a logic "1", and complemented when DC is a logic "0".

The three clocks are obviously fundamental to the operation of the MM4262/MM5262. It is helpful to think of them in terms of the functions they control. These functions are:

- $\phi_1$  Latches input addresses and precharges internal
- $\phi_2$  Reads information from selected cells.
- $\phi_3$  Writes information into selected cells.

## Memory System Application of the MM4262/MM5262

## A. Interface

In applying the MM4262/MM5262 device to any system three distinct types of interface must be considered. The inputs, the output and the clocks each has unique interface requirements.

The inputs are TTL compatible. Let's look in detail at what "TTL compatible" means. It does not mean that the user can drive the MM4262/MM5262 inputs with any TTL gate without giving it another thought. "TTL compatible" means that the MM4262/MM5262 can be driven by TTL, if done properly, without the need of voltage translation.

The hooker is of course, "if done properly." What is proper? The worst case TTL "0" level is 0.4 volts maximum when sinking 16 mA. The MM4262/MM5262 does not require any current sink, except for leakage, and its "0" level input voltage is 0.8 volts leaving 0.4 volts for noise margin. Clearly the TTL "0" level is no problem. The "1" level is not so straight forward. A worst case TTL "1" level is 2.4 volts and at VSS = 5 volts the MM4262/MM5262 requires a minimum of (VSS -1.5) = 3.5 volts as an input "1" level. Clearly this is in conflict. However an examination of the worst case TTL "1" level specification in more detail will make this picture considerably brighter.

Figure 3 is the schematic of a typical TTL gate. The "1" level output voltage is:  $V_{out}(1) = V_{CC} - (I_{C2} \times 1.6 \text{K} + V_{BE}(\Omega 3) + V_{D1})$ . With transistor  $\Omega_2$  turned off  $\Omega_4$  will be off and with no dc load on the output,  $I_{C2} = 0$ . The one level output voltage is then:  $V_{out}(1) = V_{CC} - V_{BE}(\Omega 3) - V_{D1}$ . At  $25^{\circ}$ C  $V_{BE}(\Omega 3)$  and  $V_{D1}$  will be approximately 0.7 volts. The TTL "1" level output is  $V_{out}(1) = V_{CC} - 1.4$  volts, giving 0.1 volts of noise margin. It is important to note that even though TTL "1" levels are specified as absolute voltages they actually follow the  $V_{CC}$  supply.




FIGURE 3. Typical TTL Gate

Under what conditions will the "1" level output of a TTL gate equal 2.4 volts? Several conditions have to exist simultaneously. For a military grade part (-55°C to +125°C) the "1" level output will equal 2.4 volts, when  $V_{CC} = 4.5$  volts,  $V_{in}(0) = 0.8$  volts,  $I_{out} = 400\mu A$ and the ambient temperature is -55°C. Remember the 25°C value under the conditions of  $V_{in}(0) = 0.4$  volts,  $I_{out} = 0$  is  $V_{CC} - 1.4$  volts. The temperature coefficient of a forward biased diode is approximately -2 mv/°C. Going to .-55°C will then degrade the "1" level by  $(25^{\circ}C - (-55^{\circ}C)) \times 2 \text{ mv/}^{\circ}C = 0.16 \text{ volts or}$  $V_{Out}(1)/_{-55}$ °C =  $V_{CC}$  - 1.56 volts. At  $V_{CC}$  = 4.5 volts  $V_{out}(1)/_{-55}$ °C = 4.5 - 1.56 = 2.94 volts. As the input "0" level degrades to 0.8 volts transistor Q2 starts turning on causing a voltage drop of I<sub>C2</sub> x 1.6K to further degrade the output. All these affects combine to produce a worst case "1" level output of 2.4 volts. If a "1" level of  $V_{SS}$  - 1.5 volts must be guaranteed, under all the above condition, the TTL gate by itself can not drive the MM4262/MM5262 inputs.

One solution, that will absolutely guarantee that the VSS - 1.5 volts "1" level requirement is met, with ample noise margin, is to use a resistor connected between the TTL output and the VSS supply. The penalties that are paid for this are increased number of components and a slight increase in power. The TTL output will pull to the Vss supply with an RC time constant of the pull up resistor and the capacitance of the line, after the maximum TTL "1" level has been reached. Figure 4 shows the form the TTL output would take when going from a "0" to a "1". There would be no appreciable difference between the "1" to "0" transistion with or without the pull-up resistor. The pull-up resistor should be selected to meet speed requirements and at the same time keep power dissipation and load on the TTL gate within allowable limits. Since most manufacturers of standard 54/74 TTL specify speed with 50 pF load, eight MM4262/MM5262 device inputs  $(8 \times 7 pF = 56 pF)$ could be driven by a single 54/74 device. If more drive capability is required, other devices such as the DM7096/ 8096 hex Tri-State ® inverters are capable of driving twice the capacitance that a 5404/7404 can drive, with the same rise time.




FIGURE 4. Form of TTL Output With Resistive Pull-Up Driving
Capacitance Load

The output of the MM4262/MM5262 is of the current sourcing type. A "1" level is represented as current of at least 600µA (500µA for the MM4262) at an output voltage of 1.8 volts. A "0" level is represented as a current of less than 100µA at a voltage of 0 volts. It is desirable to be able to tie the outputs of many RAMs together. This can, in a large system represent a significant capacitance. Since p-channel MOS does not have large current drive capability current outputs are the logical choice. They minimize the amount of output voltage swing required. Which, for capacitive loads, greatly reduces current drive requirements. The current output does necessitate using a sense amplifier, but this is not a significant penalty. TTL output compatible MOS circuits can typically drive only one standard TTL load. They must therefore be buffered to increase fanout. The sense amplifier, in the case of the MM4262/ MM5262, takes the place of this buffer at no net increase

in package count. It performs both the function of converting current to TTL levels as well as increasing fanout.

The DS1605/3605 family and the DS3625 sense amplifiers are recommended for use with the MM4262/MM5262. The DS3625 is a dual sense amplifier and incorporates a latch. The DS1605/2605 family is a hex sense amplifier. All have Tri-State ® outputs for bus interface capability.

The clock signals for the MM4262/MM5262 have three requirements which have the potential of generating problems for the user. These requirements, high speed, large voltage swing and large capacitive loads, combine to provide ample opportunity for inductive ringing on clock lines, coupling clock signals to other clocks and/or inputs and outputs and generating noise on the power supplies. All of these problems have the potential of causing the memory system to malfunction. Recognizing the source and potential of these problems early in the design of a memory system is the most critical step. The object here is to point out the source of these problems and give a quantitative feel for their magnitude.

Line ringing comes from the fact that at a high enough frequency any line must be considered as a transmission line with distributed inductance and capacitance. To see how much ringing can be tolerated we must examine the clock voltage specification. Figure 6 shows the clock specification, in diagram form, with idealized ringing sketched in. The ringing of the clock about the VSS level is particularly critical. If the  $V_{SS}$  - 1 volt is not maintained, at all times, the information stored in the memory could be altered. Referring to Figure 1, if the threshold voltage of a transistor were -1.3 volts, the clock going to VSS - 1 would mean that all the devices, whose gates are tied to that clock, would be only 300 MV from turning on. The internal circuitry needs this noise margin and from the functional description of the RAM it is easy to see that turning a clock on at the wrong time can have disasterous results.




FIGURE 6. Clock Waveform

Controlling the clock ringing is particularly difficult because of the relative magnitude of the allowable ringing, compared to the magnitude of the transition. In this case, it is 1 volt out of 20 volts or only 5%. Ringing can be controlled by damping the clock driver and minimizing the line inductance.

Damping the clock driver by placing a resistance in series with its output is effective, but there is a limit since excessive resistance will slow down the rise and fall time of the clock signal. Because the typical clock driver can be much faster than the worst case driver, the damping resistor serves the useful function of limiting the minimum rise and fall time. This is very important because the faster the rise and fall times the worse the ringing problem becomes. The size of the damping resistor varies because it is dependent on the details of the actual application. It must be determined empirically. In practice a resistance of  $10\Omega$  to  $20\Omega$  is usually optimum.

Limiting the inductance of the clock lines can be accomplished by minimizing their length and by laying out the lines such that the return current is closely coupled to the clock lines. When minimizing the length of clock lines it is important to minimize the distance from the clock driver output to the furthest point being driven. Because of this, memory boards are usually designed with clock drivers in the center of the memory array, rather than on one side, reducing the maximum distance by a factor of 2.

Using multilayer printed circuit boards with clock lines sandwiched between the V<sub>DD</sub> and V<sub>SS</sub> power plains minimizes the inductance of the clock lines. It also serves the function of preventing the clocks from coupling noise into input and output lines. Unfortunately multilayer printed circuit boards are more expensive than two sided boards. The user must make the decision as to the necessity of multilayer boards. Suffice it to say here, that reliable memory boards can be designed using two sided printed circuit boards. The 16K words x 10 bits memory board described in the example at the end of this application note demonstrates this.

The recommended clock driver for use with the MM4252/MM5262 is the DS0056/DS0056C dual clock driver. This device is designed specifically for use with dynamic circuits using a substrate, V<sub>BB</sub> supply. Typically it will drive a 1000 pF load with 20 ns rise and fall times. Figure 7 shows a schematic of a single driver.

In the case of the MM4262/MM5262 V+ is +5 volts and  $V_{BB}$  is +8.5 volts.  $V_{BB}$  should be connected to the  $V_{BB}$  pin shown in *Figure 7* through a 1K resistor. This allows transistor  $\Omega_{B}$  to saturate pulling the output to within a VCE(SAT) of the V+ supply. This is critical because as was shown before the  $V_{SS}-1.0$  volt clock level must not be exceeded at any time. Without the  $V_{BB}$  pull up on the base of  $\Omega_{4}$  the output at best will be 0.6 volt below the V+ supply and can be 1 volt below the V+ supply reducing the noise margin or this line to zero.

Because of the amount of current that the clock driver must supply to its capacitive load, the distribution of power to the clock driver must be considered. *Figure 8* gives the idealized voltage and current waveforms for a clock driver driving a 1000 pF capacitor with 20 ns rise and fall time.




FIGURE 7. Schematic of 1/2 DS0056




FIGURE 8. Clock Waveforms (Voltage and Current)

As can be seen the current is significant. This current flows in the V<sub>DD</sub> and V<sub>SS</sub> power lines. Any significant inductance in the lines will produce large voltage transients on the power supplies. A bypass capacitor, as close as possible to the clock driver, is essential in minimizing this problem. This bypass is most effective when connected between the V<sub>SS</sub> and V<sub>DD</sub> supplies. A bypass capacitor for each DS0056 is recommended. The size of the bypass capacitor depends on the amount of capacitance being driven. Using a low inductance capacitor, such as a ceramic or silver mica, is most effective. Another helpful technique is to run the V<sub>DD</sub> and V<sub>SS</sub> lines, to the clock driver, adjacent to each other. This tends to reduce the lines inductance and therefore the magnitude of the voltage transients.

The output current of the clock driver during the transition from high to low or low to high may be as high as 1.5 amps when driving a large capacitive load. During the transition from high to low this current is also conducted through the V-lead. If the external interconnective V-wire between the clock driver and the circuit driving the clock driver is electrically long, or has significant DC resistance, the current transient will appear as negative feedback and subtract from the switching response. To minimize this effect short interconnecting wires are necessary and high frequency power supply decoupling capacitors are again required.

While discussing the clock driver it should be pointed out that the DS0056 is a relatively low input impedance device. It is possible to couple current noise into the input without seeing a significant voltage. Since this noise is difficult to detect with an oscilloscope, it is often overlooked.

An excellent source of information on MOS clock drivers is Application Note AN-76, Applying Modern Clock Drivers to MOS Memories. AN-76 is of general application and it is recommended that the memory designer be familiar with it.

Lastly the clock lines must be considered as noise generators. Figure 9 shows a clock coupled through a parasitic coupling capacitor,  $C_{\rm C}$ , to eight data input lines being driven by a 7404. A parasitic lumped line inductance, L, is also shown. Let us assume for the sake of argument, that  $C_{\rm C}$  is 1 pF and that the rise time of the clock is high enough to completely isolate the clock transient from the 7404 because of the inductance, L. With a clock transition of 20 volts the magnitude of the voltage generated across  $C_{\rm L}$  is:

$$V = 20V \times \frac{C_c}{C_L + C_c} = 20V \times \frac{1}{56 + 1} = 0.35 \text{ volts}$$

This has been a hypothetical example to emphasize that, with 20V fast rise/fall time transitions, parasitic elements can not be neglected. In this example 1 pF of parasitic capacitance could cause system malfunction, because a 7404 without a pull up resistor has typically only 0.1 volts of noise margin in the "1" state at 25°C. Of course it is stretching things to assume that the inductance, L, completely isolates the clock transient from the 7404. However, it does point out the need to minimize inductance in input/output as well as clock lines.




FIGURE 9. Clock Coupling

The output is current, so it is more meaningful to examine the current that is coupled through a 1 pF parasitic capacitance. The current would be:

$$I = C_c \times \frac{V}{t} = \frac{1 \times 10^{-12} \times 20}{20 \times 10^{-9}} = 1 \text{ mA}$$

This exceeds the total output current swing so it is obviously significant.

Clock coupling to inputs and outputs can be minimized by using multilayer printed circuit boards, as mentioned previously, physically isolating clock lines and/or running clock lines at right angles to input/output lines. All of these techniques tend to minimize parasitic coupling capacitance from the clocks to the signals in question.

In considering clock coupling it is also important to have a detail knowledge of the functional characteristics of the device being used. As an example, for the MM4262/MM5262, coupling noise from the  $\phi_2$  clock to the address lines is of no particular consequence. On the other hand the address inputs will be sensitive to noise coupled from the  $\phi_1$  clock.

### **B.** System Timing

The timing diagram in Figure 2 defines the critical timing parameters on the MM4262/MM5262. Timing parameters are either generated by the system or controlled by the physical characteristics of the MM4262/MM5262. There is sometimes confusion regarding the definition of maximum and minimum for these parameters. For instance, the  $\phi_1$  clock pulse width,  $T_1p_W$ , is generated by the system and for the MM5262 has a minimum value of 95 ns and a typical value of 70 ns. It does not sound correct to have the typical value less than the minimum value. This specification simply means that the typical MM5262 will function properly with a  $T_1p_W$  of 70 ns but a  $T_1p_W$  of at least 95 ns must be supplied if all MM5262 devices are to function properly.

On the other hand Read Access Time, TACC2, is an MM4262/MM5262 characteristic. For the MM5262 it is specified as 195 ns maximum and 150 ns typical. This simply means that a typical MM5262 has a TACC2 of 150 ns and no MM5262 has an access of greater than 195 ns.

Other parameters, such as  $T_{ACC1}$ , are dependent on both system generated timing ( $T_{AS}$  and  $T_{12}$ ) and MM4262/MM5262 characteristics ( $T_{ACC1}$ ).  $T_{ACC2}$  maximum is obtained by setting  $T_{AS}$  and  $T_{12}$  to their minimum and  $T_{ACC1}$  to its maximum.

When setting up the system timing adequate margins must be maintained such that under worst case conditions all of the timing requirements are met. The main point to consider in establishing these margins is the variation in propagation delay of the components driving


the MM4262/MM5262. An example will best serve to illustrate the type of problem that must be considered.

Let us look at the timing of the rising edge of  $\phi_1$  and address inputs to the RAM. As we saw before it is critical to maintain address setup and hold times ( $T_{AS}$  and  $T_{AH}$ ) for proper operation. Figure 10 shows the logic diagram and timing for this example. Table 2 gives the minimum and maximum propagation delays to  $A_0$  and  $\phi_1$ .

		Minimum	Maximum
	tpd 1	5 ns	22 ns
INA to A <sub>0</sub>	tpd 0	3 ns	15 ns
	tpd 1	12 ns*	35 ns*
IN <sub>B</sub> to φ <sub>1</sub>	tpd 0	11 ns*	34 ns*

<sup>\*</sup>Estimated Using DS0056 Data Sheet

Table 2






FIGURE 10.

In this case, assuming there is no tracking of delays, the worst case situation will occur for  $T_{AS}$  when the  $\phi_1$  delay is minimum and the  $A_0$  delay is maximum. From Figure 2:

$$T_{AS} = T_3 + T_{1PW} - T_2$$

Setting T<sub>1PW</sub> at its minimum allowable value gives:

$$T_{AS} = T_{3(min)} + 95 \text{ ns} - T_{2(max)} \ge 80 \text{ ns}$$
  
 $T_{3(min)} - T_{2(max)} \ge -15 \text{ ns}$ 

From table 2:

$$T_{3(min)} - T_{2(max)} = 11 - 12 = -11 \text{ ns}$$

Therefore, since -11 ns > -12 ns all is well.

The worst case conditions for  $T_{AH}$  occur when the  $\phi_1$  delay is maximum and the  $A_0$  delay is minimum. From Figure 2:

$$T_{\Delta H} = T_{1\Delta H} + T_{\Delta}(min) - T_{1}(max) \ge 90 \text{ ns}$$

Substituting from table 2 gives:

$$T_{IAH} + 3 \text{ ns} - 34 \text{ ns} \geqslant 90 \text{ ns}$$
or
 $T_{IAH} \geqslant 59 \text{ ns}$ 

With the estimated worst case time of *Table 2*, T<sub>IAH</sub>, input address hold time must be at least 59 ns.

This example demonstrates how the memory system designer must account for variations in propagation delays of logic elements used to drive the MM4262/MM5262. As the details of the external logic vary the determination of critical timing paths also vary. Some tracking of delays in this logic can usually be anticipated. In the above example we have assumed none, Tracking of delays will produce, in general, a faster system. As system performance depends more and more on component tracking to reach speed goals the risk of failure also increases. The memory designer, with knowledge and experience, must trade off this improved performance against risk.

### C. Refresh Requirements

In section I, detail description of operation of MM4262/MM5262, the need for restoring or "refreshing" the information stored in the RAM was indicated. The internal leakage is such that each cell of a MM5262 must be refreshed at least every 2 milliseconds and the MM4262 at least every 1 millisecond. Since the RAM refreshes on a row basis (32 rows) refresh could be accomplished by applying 32  $\phi_3$  clocks every 2 ms (1 ms for MM4262). One  $\phi_3$  clock for each row.

Although address inputs  $A_0$  through  $A_4$ , row addresses, must clearly be defined during refresh, it is also necessary that normal set up and hold times be observed for the column addresses,  $A_5$  through  $A_{10}$ . A reasonable alternative is to force them to a logic "1" or "0" state and sequence  $A_0$  through  $A_4$  through their 32 states. If it is more convenient to let  $A_5$  through  $A_{10}$  vary,  $T_{AS}$  and  $T_{AH}$  must be observed on those addresses during refresh.

### D. Power Considerations

Power consumed by a memory system using the MM4262/MM5262 can be divided into four categories: (1) Power required for peripheral circuitry, (2) Clock power, (3) dc power required by the MM4262/MM5262 and, (4) ac power required by the MM4262/MM5262.

Calculation of peripheral circuit power, assuming it is TTL, is straight forward and won't be described here. Clock power, which is dissipated almost entirely in the clock driver, is completely described in application note AN-76 mentioned previously. Again it is recommended that the memory designer be familiar with this application note.

In describing power consumed by the MM4262/MM5262 the terms dc and ac power should be defined. When there is a resistive path for the current it is termed dc power, even though the current may be switching. When there is a capacitive path for the current it is termed ac power. These are not conventional definitions but it is necessary to make some distinction between the two types of current. DC power is proportional to the duty cycle of the clocks while AC power is proportional to the frequency of the clocks.

Figure 11 shows IDD for a typical MM5262 operating at  $T_A = 25^{\circ} C$  with a cycle of 840 ns. As can be seen a large current transient, 150 mA peak, occurs during the  $\phi_1$  clock time. Current during  $\phi_1$  clock time is composed of dc and ac current. The dc current, 20 mA, is approximately constant throughout the  $\phi_1$  clock interval. The ac current results from precharging internal capacitive nodes during the  $\phi_1$  clock time. The remainder of the currents are basically a combination of ac and dc currents.


Note 17, on the MM4262/MM5262 data sheet, gives an approximate relationship for calculating  $I_{DD}$ . This relationship is:

$$I_{DD} = A \times \frac{T_{1}PW}{T_{CYC}} + B \times \frac{T_{2}PW}{T_{CYC}} + C \times \frac{1000 \text{ ns}}{T_{CYC}}$$

With the aid of  $Figure\ 11$  the terms A, B and C can be readily identified.

The A term is the value of the dc current during the  $\phi_1$  clock interval,  $T_{1PW}$ . The resulting average current is simply A times the duty cycle (A x  $T_{1PW}/T_{CYC}$ ). The B term is the same thing for the  $\phi_2$  clock interval,  $T_{2PW}$ .

The C term accounts for the shaded area,  $Q_C$  in Figure 11.  $Q_C$  is the amount of charge transferred to the internal node capacitance each cycle. Therefore the amount of charge per unit time, I, is:  $I = Q_C/T_CY_C$ . In the above formula for  $I_{DD}$ ,  $C = Q_C/10^{-6}$  sec. This corresponds to an on chip capacitance of approximately 500 pF with which the chip bypass capacitors must charge share.



The primary purpose for showing the  $I_{DD}$  current waveform is to point out the magnitude of the current transient during  $\phi_1$  time. If the worst case current is calculated using the above equation, with worst case value for A, B and C with  $T_{CYC} = 635$  ns we get:

$$I_{DD}$$
 max = 3 mA + 1.7 mA + 15.7 mA  
= 20.4 mA

The initial ac transient accounts for approximately 77% (15.7/20.4) of the total power dissipation of the RAM. In addition to the  $I_{DD}$  current there is also a current transient due to the input clock capacitance of  $\phi_1$  that must be considered. With 20 ns rise time on the  $\phi_1$  clock this current is:

$$I = 50 \times 10^{-12}$$
 farads x 20 volts/20 x  $10^{-9}$  sec = 50 mA

The purpose of pointing out all these transient currents and their magnitude is to demonstrate the need for using bypass capacitors with the MM4262/MM5262. If there is significant inductance in the V $_{\rm DD}$ , V $_{\rm SS}$  and/or V $_{\rm BB}$  lines, serious voltage transients will result unless sufficient bypass capacitors are used. Requirements vary with actual application, but 0.1  $\mu\rm F$ , from V $_{\rm DD}$  to V $_{\rm SS}$  and from V $_{\rm DD}$  to V $_{\rm BB}$ , for every other RAM is usually sufficient. Again, since bypass capacitors are attempting to defeat line resistance and/or inductance, it is important to place them physically as close as possible

to the RAMs they are intended to bypass. Using one centrally located capacitor is effective for decoupling transients generated on one board from getting into another board, but usually will not help decouple transient internal to the board.

For techniques of minimizing total system power the reader is referred to application note AN-86. A Simple Power Saving Technique for the MM5262 2K RAM. AN-86 explores the use of clock decoding to minimize the number of clocks that must be applied. It is easy to see from the above discussion that this could produce significant power savings since an unclocked RAM draws only  $100\mu A$  from the  $V_{DD}$  line.

### E. Printed Circuit Layout Considerations

All of the consideration in laying out printed circuit boards for RAMs center around minimizing the inductance of lines and capacitance coupling from one line to another.

Capacitive coupling is minimized by physically isolating or shielding noise sources. Shielding using multilayer printed circuit boards is probably the most effective but is also the most expensive. Physical isolation can be accomplished by running sensitive lines such as the data out line at right angles to the clocks and addresses.

Inductance can be minimized by keeping line lengths as short as possible. Also running a line and the return for the line close together will reduce the effective inductance of the line. The effect of inductance on power supply lines can be reduced with the use of bypass capacitors. This solution is, of course, not acceptable for data or clock lines.

Clock lines are by far the worst noise generators. Their effects can be minimized by using series damping resistors to guarantee that the clock voltage transitions are no faster than is absolutely necessary.

Figure 12 gives a printed circuit pattern for laying out a memory array using the MM4262/MM5262. This pattern has been used successfully on RAM boards of up to 16K words by 10 bits.

## III. A 16K words x 10 bits Memory Application Example

The MM4262/MM5262 has a wide variety of applications. One example is an 16K words x 10 bits memory board developed by National Semiconductor's Memory Systems Division. Photographs of the memory board are included.






FIGURE 12.

11



TOP VIEW 16K x 10 MEMORY BOARD



11




# App Notes/Briefs

## **DM8678 BIPOLAR CHARACTER GENERATOR**

The DM8678 is a 64 character bipolar character generator with serial output, and packaged in a standard 16-pin DIP designed primarily for the CRT display marketplace. The DM8678 incorporates several CRT system level functions, as well as a 7 x 9 row scan character font. The DM8678 performs the system functions of parallel to serial shifting, character address latching, character spacing, and character line spacing which are normally done with extra packages. Figure 1 is a block diagram of the DM8678.

#### Address Latch

The address latches are "Fall Through" or "Feed Through" latches. The address latches are illustrated in Figure 2. When the address latch control signal is high, the character addresses "Fall Through" the latch. And when the address latch control signal goes low, the character addresses are latched. A 40 ns address set-up time is required.



Logic operation is as follows: When the address latch control signal is high, "AND" Gate A1 is enabled and "AND" gate A2 is disabled. In this mode, data "falls through" the latch. When the address latches control signal goes low, Gate A1 is disabled, blocking any new address inputs. Gate A2 is enabled by a high on input "A" which allows the feedback to determine the output of gate A2. If the feedback is low, the output of A2 will be low. If the feedback is high, the output of gate A2 will be high. Note that there are two inversions from the output of gate A2 (O1 and I1) to the feedback loop. Thus the feedback maintains the level that was present on inverter I1 when the address latch control goes low.

### ROM

The ROM is  $64 \times 7 \times 9 = 4032$  bits. The ROM comes with a standard upper case character set. And, it is possible to have custom fonts. A coding sheet is included with the data sheet. Obviously it is possible to make smaller characters by not using all of the ROM. For example, a  $5 \times 7$  character set could be made. Also, it is possible to use two chips to obtain a larger character set.

### Line Counter

The line counter consists of a 4-bit ripple counter with an asynchronous clear input. The input clock is shaped by an edge-triggered clock generator. The clock generator's output clock pulse is enabled by the clock control signal. The output pulse from the clock generator goes to one input of a two input "AND" gate and the clock control signal goes to the other input of the "AND" gate. When the clock control signal is low the clock pulse is blocked by the "AND" gate. The line counter is illustrated in Figure 3.

The line counter is a mod 16 counter and its count can be shortened by clear, which resets the counter to its first state, when it goes to low state.

### 7-Bit Shift Register

A 7-bit parallel-in serial-out shift register is used to serialize the output data. Seven "D" flip-flops and seven 2-line-to-1-line multiplexers are used to perform the parallel to serial conversion. (Figure 4)

Operation of the parallel to serial converter is as follows: the cycle begins with load enable going low. This routes data from the ROM via the MUX to the "D" inputs of the 7 flip-flops. The data at the "D" inputs is clocked into the flip-flops on the next low-to-high transition of the dot clock. Next, the load enable, goes high switching the mux. Now data at the "D" input comes from the "Q" output of the preceding flip-flop stage.

The first stage in the shift register is an exception and the mux routes a low to its "D" input, with the first stages "D" input low. After 7 clocks, all stages are low and any additional clocks will produce a low output. This feature is used for horizontal spacing between characters.

### **Output Buffer**

The output buffer is a standard TTL TRI-STATE<sup>®</sup> output circuit. The <u>output</u> enable is the TRI-STATE control and when the enable is high, the output is in the Hi-Z state. The output can sink 16 mA at 0.45V for a low signal out, and, will source 2 mA at 2.4V for a high signal out.




FIGURE 3. Line Counter




FIGURE 4. 7-Bit Parallel-In Serial-Out Shift Register with Synchronous Load

11

## OPERATION OF THE DM8678 CHARACTER GENERATOR

To illustrate operation of the DM8678, an example is given tracing the sequence of events involved in generating a character. The character "N" is used in this example. (Figures 1 and 5).

Generation of the character "N" begins with the appropriate 6-bit character address becoming valid on the address inputs A1 to A6. This address can be latched by bringing the address latch control signal low. There are address set-up and hold times of 50 ns and 40 ns respectively.

The output of the address latch is decoded in the character address decoder. This is a 1/64 active high decoder. The word line which contains the code would go high.

The ROM contains the code required for generating the 64 7  $\times$  9 characters. The ROM is organized 64 words each, 63 bits long (7  $\times$  9 = 63). In the ROM, the first 7 bits of 63 are line 1 of the character, the next 7 bits store line 2 of the character and so on. Note that 1 bit = 1 dot. The lines and dots for our example "N" are illustrated in *Figure 5*. The code for "N" would be:

1000001 1000001 1100001 ----- Line 1 Line 2 Line 3

1000011 1000001 1000001 Line 7 Line 8 Line 9

After the access time has elapsed (tasl = 350 ns), the output of the ROM for Line 1 of the character (N for this example) can be loaded into the shift register. When load enable is brought low, the shift register is loaded

on the next low-to-high transition of the dot clock with Line 1 of the character "N." The next 6 dot clocks will shift out the rest of the first line of character "N," If only a single character in a row was generated, the line clock would go from low-to-high advancing the line counter which in turn switches the multiplexer to Line 2 of the character. Line 2 contains the next 7 bits required for generating "N." This would continue until the 9th line has been clocked out. Any additional line clocks will put a vertical space between characters. This is illustrated in Figure 5.

In a typical application, more than one character is displayed in a row. (Figure 6) The sequence is as follows: Line 1 of the first character is clocked out. Note that 7 dot clocks are required to shift out one line in a character. Additional dot clocks will add lows to the end of the line. This provides a horizontal space between characters. There is no limit to the number of clocks which can be used to generate horizontal spacing. The address is changed to select the second character. Then the first line of the second character is clocked out. next, the first line of the third character is clocked out. continuing until the first line of the last character in the row has been clocked out. At this time, the line counter of the DM8678 is clocked, advancing the line counter to Line 2. The first character is addressed again, and the process of the scanning continues until the 9th line of the last character in the first row has been shifted out.

Then the line clock is again clocked, incrementing the line counter to Line 10. All characters in the row are scanned. (Figure 6) The output of the character generator for lines 10 to 16 is all lows. This provides a vertical space between rows. The number of lines used to space can be controlled by clear going low after the desired number of lines of vertical space have been generated.




FIGURE 5. Character Example




FIGURE 6. Display Example

Next, the first line of the first character of the second row is addressed and scanned. This continues until the 9th line plus lines for vertical spacing of the last character in the last row has been scanned. At this time the display field has been written. For a CRT Display, it is necessary to refresh the display. Displays are typically refreshed 30 to 60 times each second. Memory is required to store the character address so that they may be called up when required for refresh.

Figure 7 is the connection diagram and logic symbol.

#### **DEFINITIONS**

A1-A6: Character address. A 6-bit code which selects 1 of the 64 characters in the font.

Clear: Active low clear for mod 16 row counter, (can be used to truncate mod 16 counter).

Line Clock: Clock that advances the line counter.

Advances counter on the low-to-high transition.

Clock Control: Enables line clock when high and disables line clock when low.

**Load Enable:** Active low load command which routes data from the character ROM to the "D" inputs of the 7-bit shift register.

**Dot Clock:** A low-to-high transition of the dot clock loads the shift register if load is low or shifts data if load is high.

Output Enable: An active low output enable. When high the output is in the Hi-Z state.

Output: A TTL TRI-STATE output buffer.




FIGURE 7(a). Connection Diagram




FIGURE 7(b). Logic Symbol DM8678



# **App Notes/Briefs**

## **PROM Power-Down Circuits**

#### description

Inexpensive bipolar PROMs can be used in high performance, low power applications if powered down when they are not being accessed. Since the access time of the circuit of Figure 1 is less than 80 nanoseconds, the power saving can be greater than 10 to 1 if cycled every microsecond. Longer cycle times, or decoding of the power switching to multiple packages, can yield even more impressive ratios.

Bipolar PROMs with on-chip power-down have power-up to power-down ratios of 3:1. Using the PROM power-down technique illustrated in Figure 1, ratios considerably higher than 3:1 can be obtained. National's PROMs perform well in this application. With power removed, the Tri-State® parts revert quickly to the third (open high Z) state. Because there are no clamp diodes from the outputs to  $V_{\rm CC}$ , the powered down device presents only leakage to the output bus.

PROMs do not need to be continuously powered in many applications. Often data is required from a PROM on system power up or for a small percentage of a

system cycle. Turning the PROM off when it is not needed saves power and the access time is increased by only the delay of the power down circuit.

The basic power down circuit is illustrated in Figure 2. A TTL level input signal drives the TTL logic input of the power down circuit. The logic input is drawn as a noninverting buffer; however, circuit operation is not limited to noninverting buffers. Logic Table 1 illustrates several logic implementations of both inverting and noninverting inputs with different speed-power tradeoffs.

Circuit operation is as follows. When the logic input to  $R_2$  goes low, base drive is supplied to the PNP switch, turning the switch on.  $C_1$  is a speed-up capacitor which decreases the switching time of the PNP switch. In applications where high speed is not important  $C_1$  is not necessary. When the PNP saturating switch is on  $V_{CC}$  (+5 V) is applied to the PROM. The time delay from power up command to power up on the PROM ranges from about 10 ns to 100 ns, depending upon the PNP switch and the TTL logic driving the switch.




Figure 1. PROM Power Down Circuit





Figure 2. PROM Power Down Circuit

### logic table



## design example

Design a minimum power memory that has a 200 ns access time, a 1000 ns cycle time, and a 256×8 memory.

Two DM74S287 PROMs will be used for the  $256\times8$  memory. DM74S287s have a  $\pm5\%$  power supply tolerance. Since there will be about a 0.2 V drop across the PNP switch we need to ensure that the  $V_{CC}$  requirement of the PROM is met.

Since speed is not of prime importance in this application we will select "slow" low power parts in the power down circuit. The 74C902 noninverting buffer will be used as the logic input device. This device is selected for its low power. 2N3467 PNP switch will be used as the pass transistor.

From the data sheets:

2N3467 PNP Saturating Switch

I<sub>CC</sub> = 80 mA typ, 130 mA max


74C902 Buffer

 $I_{CC} = 15 \mu A \text{ max}$ 

**DM74S287 PROM** 

We are now ready to calculate the value of resistor  $R_2$ . Resistor  $R_2$  is used to limit the base drive current of the PNP 2N3467 transistor. The value of  $R_2$  is calculated from the voltage across  $R_2$  and the base current required to supply the  $I_{CC}$  current required for the PROM.

#### Resistor calculation:



$$I_B = \frac{130 \text{ mA} = I_{CC}}{h_{fe} = 40} = 3.25 \text{ mA}$$

min

#### Base current calculation:

$$R_{2} = \frac{V_{CC} - (V_{BE(SAT)} + V_{OL(MAX)})}{I_{B} + \frac{V_{BE(SAT)}}{R_{1} = 820}}$$

$$R_2 = \frac{5 - (1 + 0.5) \text{ V}}{(3.25 + 1.0) \text{ mA}}$$

$$R_2 = \frac{3.5 \text{ V}}{4.25 \text{ mA}} = 823 \Omega$$

 $R_2 = 820 \Omega$ , rounding to the nearest standard value.

 $R_1$  is chosen to be equal to the  $R_2$  to simplify the parts list and this allows resistor packs (8 identical resistors in a 16-pin package) to be used when appropriate.

Figure 3A is the final circuit for the 256 x 8 memory.

Performance of the 256x8 power down memory is:

Power when selected 1345 mW max

Power when deselected 0 mW with 74C902 buffer Access time 180 ns max

Average power is a function of duty cycle, and for our 256x8 power down example average power is:


$$P_{ave(max)} = \frac{on time}{off time}. Power max = \frac{200 \text{ ns}}{1000 \text{ ns}}. (665) (2)$$

$$P_{ave(max)} = \frac{1}{5}(1330) = 265 \text{ mW max}$$

The 265 mW assumes that all parts are maximum at the same time. The more likely situation is that parts will be at or near their typical value.

For our example:

$$P_{ave(typ)} = \frac{1}{5} (830) = 166 \text{ mW ave}_{typ}$$








Figure 3B.






performance table

	Тур	Max
Access Time Max		
74C902 Buffer	54 ns	90 ns
2N3467 PNP Switch	20 ns	40 ns
74S287 PROM	35 ns	50 ns
	109 ns	180 ns
Power Selected		
I <sub>B</sub> 2N3467		15 mW
74C902		
74S287 at 5 V, 6.65 mW each		1330 mW
1.		1345 mW
Power Unselected		
I <sub>B</sub> 2N3467		0 (leakage)
74C902		0 (75 μW)
74S287		0
		0 mW

## resistor



#### buffer




Figure 3B illustrates a circuit simplification of removing  $R_1$  (the  $I_{b2}$  resistor). Eliminating  $R_1$  saves a resistor and the power dissipated by the resistor.  $R_2$  still determines the base drive current which is V/R. This circuit will be slightly slower than the circuits in figures 3A or 3C.

Figure 3C illustrates a further reduction in the number of resistors. Neither  $R_1$  nor  $R_2$  is used. Speed will be good and power will be higher than in figures 3A or

3B since the base current for the 2N3467 will be at least 9 mA, and typically will be higher. This adds some power dissipation when the PROMs are powered up.

Figure 3D represents a minimum part count circuit for the  $256 \times 8$  PROM memory.

This application note illustrates several ways to power down National's Schottky TRI-STATE® PROMs. Powering down PROMs is a cost-effective method for obtaining low power and fast access time.

## National Semiconductor

# **App Notes/Briefs**

#### TRIG FUNCTION GENERATORS

Accuracy is the major design variable of trigonometric lookup tables built with MOS read-only memories. Only a few ROMs are needed for most practical applications, but accuracy can be made to increase very rapidly with memory capacity if interpolation techniques are used.

For instance, without interpolation a single 1024-bit ROM can store 128 angular increments and generate an 8-bit output that will be better than 99.9% of the handbook value (Table 1).

ADDRESS	DEGREES	BINARY OUTPUT	DECIMAL SINE
0	0	.00000000	0.000
1	0.7	.00000011	0.012
2	1.4	.00000110	0.023
3	2.1	.00001001	0.035
		l	ĺ .
		1	· ·
	ľ	l'	
127	89.3	31111111	0.996

TABLE 1. MM422BM/MM522BM Sine Function Generator


If one simply cascaded ROMs to improve input resolution and output accuracy for a high-accuracy trig solution (X=sin  $\theta$ ) as in Figure 1, large numbers of ROMs might be needed. This 24-ROM system stores 2048 12-bit values of sin x (or other trig functions), giving angular resolution of 1 part in  $2^{11}$  (0.05%) and output accuracy of 1 part in  $2^{12}$  (0.024%). The system in Figure 2 has the same resolution and is accurate to the limit of its 12 output bits (0.024%), which makes it just as good. But it only requires four 1024-bit ROMs and three 4-bit TTL full adders, so it only costs about one-fifth as much as the more obvious solution of Figure 1.

Instead of producing x =  $\sin\theta$ , the Figure 2 system divides the angle into two parts and implements the equation

$$x = \sin \theta = \sin (M + L)$$
  
=  $\sin M \cos L + \cos M \sin L$ 

It can be programmed for any angular range. Assume the range is 0 to 90 degrees and let M be the 8 most significant bits of  $\theta$  and L be the 3 least significant bits of  $\theta$  ( $\theta$  being the 11-bit input angular increments, equal to  $90^{\circ}/2048$ , or 0.044 deg.) as in Table 2.

With an 8-bit address, the three 256x4 ROMs will give the 12-bit value of  $\sin M$  at increments of  $M=90^{\circ}/2^{8}$ , or 0.352 deg. The  $\cos L$  can only vary between 1 and 0.99998. So we assume  $\cos L=1$  and store values of  $\sin M$  at 0.352 deg. resolution






FIGURE 1. Conventional 2048-Increment Sine Table Uses 24 ROMs

in the top three ROMs, reducing the equation to

$$\sin \theta = \sin M + \cos M \sin L$$

Values of the second term are stored in the fourth ROM. The maximum value of the second term in the above equation can only be cos Msin L = 0.00539 where cos  $M_{max}$  = 1,  $\sin$   $L_{max}$  = 0.00539. This is the maximum value to be added to sin M above. Only the five least significant bits of a 12-bit output are needed to form the maximum output, so an MM522 is used in its 128x8 configuration .




FIGURE 2. Four-ROM Lookup Table Generates 2048
Values of Sin x by Interpolation Technique.

Let the 4 most significant bits of M be called  $M_4$  and the angle at these increments be  $X_m = 90^\circ/2^4 = 5.63$  deg. Sin L (the 3 least significant bits of  $\theta$ ) has the same maximum as before and  $\cos M_4$  has a maximum of  $\cos 5.63$  deg. = 0.99517, and continuing as follows:

$$cos(11.26) = 0.98076$$

 $\cos (16.89) = 0.95686$ 

 $\cos(84.37) = 0.09810$ 

through the 16 increments of M4. Now

$$\sin \theta = \sin M + \cos M_4 \sin L$$

and the appropriate cos M sin L values are stored in the fourth ROM. In effect, we have divided the  $0^{\circ}$  to  $90^{\circ}$  sine curve into 16 slope sectors with M<sub>4</sub>, each sector into 16 subsections with M, and each subsection into 8 interpolation segments with L.

Since we are using an approximation, accuracy is not quite as good as the Figure 1 system. The additional error term is cos L, assumed 1 but actually is a variable between 1 and 0.99998. At every eighth increment, L is zero, making cos M




TABLE 2. Programming of 2048-Increment Sine Table

sin L=0, and sin x=sin M to 12-bit accuracy. Then the error rises to a limit of near 0.002% at every eighth increment where L is 0.352-0.044. This error can be halved by adjusting the fourth ROM's output so that

$$\sin \theta = \sin M + \cos (M - 2.81^{\circ}) \sin L$$

If five ROMs are used—four MM521's and all eight outputs of the MM522-15-bit accuracy can be achieved, and thus improving the accuracy by a factor of eight. The resolution could also be smaller, of course, if the angular range were smaller as in an application involving a sensor with a limited field of view. Variations of the system could be used to space the increments irregularly to compensate for sensor nonlinearities, to improve accuracy in specific angular ranges.

This example has a binary fraction output, like the sine function generator in Table 1. For instance, the 8-bit output at the 64th increment representing  $\sin x = \sin 45^\circ$  is 10110101. This equals  $1\times 2^{-1} + 0\times 2^{-2} + 1\times 2^{-3} + 1\times 2^{-4} + 0\times 2^{-5} + 1\times 2^{-6} + 0\times 2^{-7} + 1\times 2^{-8}$ , which reduces to 181/256 or 0.7070. Handbooks give the four-place sine of  $45^\circ$  as 0.7071, so at this increment the output is accurate to approximately 0.01%. This table, the MM422BM/MM522BM, is used in fast Fourier transform, radar, and other signal-processing applications.

Other standard tables that are available off the shelf include an arctan generator, several code generators (EBCDIC to ASCII, BCD to Selectric, and Selectric to BCD) and ASCII-addressed character generators for electronic, electrical and electromechanical display and printout systems. All interface with TTL logic and operate off 12-volt power supplies. Write for data sheets, or use one of our programming tables to jot down any special input-output logic functions you need.





## **App Notes/Briefs**

## MASK PROGRAMMING SPECIALIZES MOS SHIFT REGISTER DESIGNS

A quick, economical way of customizing MOS shift register bit lengths is programming the metallization mask, the mask that defines the thin-film wiring pattern etched on the silicon wafer. Metallization etching is the most convenient process step to specialize because it is consistent from wafer to wafer and is the last major process step before testing.

Utilizing this technique, National Semiconductor has developed two variable-length dynamic MOS register designs. Both of them, MM4007/MM5007 and MM4019/MM5019, are bipolar compatible. Dual registers 20 to 256 bits long, single registers 40 to 512 bits long, and a variety of taps and pinouts provide the system designer with a method of obtaining custom length shift registers quickly and at reasonable cost.

Up to metal masking, wafer design and fabrication are standardized. No time is lost—or money spent—in developing custom arrays or tuning up the process. Automatic test systems further reduce turnaround time and production costs.

Programming the metallization mask mainly involves routing signal connections past selected storage cells to adjust total register length to the desired number of cells. Wire-bonding changes provide output tap options.

#### **DUAL REGISTER DESIGNS**

Basically, each of the variable-length types is a dual register (Figure 1 and Table 1A).

There are enough storage cells, I/O stages, clock and power supply lines on each MM4007 chip to make up to two 100-bit registers. The minimum length of each register half,  $M_A$  and  $M_B$ , is 20 bits. The programmable parts,  $P_A$  and  $P_B$ , may be 0 to 80 bits long. Lengths need not be equal. For instance, register A may be 29 bits and register B 76 bits ( $P_A = 9$ ,  $P_B = 56$ ).




FIGURE 1. Dual Shift Registers

An MM4019/MM5019 chip is similarly organized, except that  $\rm M_A$  and  $\rm M_B$  are 40 bits and  $\rm P_A$  and  $\rm P_B$  vary from 0 to 216 bits. Again, lengths may be unequal, such as 240 bits in the A half and 136 bits in the B half.

Clock and supply line pin locations are standardized, but I/O pinouts are selectable. The I/O terminals on the chip may be bonded to package pins which are more convenient for the PC board layout. For example, a couple of board feed-throughs might be eliminated by bonding the A register input to Pin 7 (rather than Pin 1) if data comes in from the right and exits on the left. Or, A and B could share an input pin when they have the same signal source.

TABLE 1 Register Length Options

	MM4007/MM5007			MM4019/MM5019		
	M (BITS)	P (BITS)	TOTAL (BITS)	M (BITS)	P (BITS)	TOTAL (BITS)
A. DUAL REGISTERS						
A Register	20	0 to 80	20 to 100	40	0 to 216	40 to 256
B Register	20	0 to 80	20 to 100	40	0 to 216	40 to 256
	M <sub>A</sub> + M <sub>B</sub>	P <sub>A</sub> + P <sub>B</sub>		M <sub>A</sub> + M <sub>B</sub>	P <sub>A</sub> + P <sub>B</sub>	
B. SINGLE REGISTERS	40	0 to 160	40 to 200	80	0 to 432	80 to 512

#### C. TAPPED SINGLE REGISTERS

Total register length same as single registers with tap locations determined by either half of the dual registers.

#### SINGLE-REGISTER OPTIONS

Since clock rates are synchronized by the common clock inputs, the registers may also be serially connected inside the package, as diagrammed in Figure 2. One output is internally connected to the other input.

This extends the maximum length of an MM4007/MM5007 to 200 bits and the MM4019/MM5019 maximum to 512 bits. However, each half still has the same minimum, so the minimums become 40 and 80 bits, respectively (Table 1B). Again, the customer specifies the most convenient I/O pin connections.




FIGURE 2a




FIGURE 2b

FIGURE 2. Single Registers

Going to the output tap designs of Figure 3 takes only one more wire bond; from the first register output to any available pin. Tap locations are selected by specifying the bit lengths of each of the dual registers. For example, an MM5007 105 bits long may be tapped at any stage from 20 to 85 bits. Generally, this flexibility makes input taps unnecessary—an output at 29 bits in a 105-bit register usually serves the same purpose as an input at 76 bits.




FIGURE 3a




FIGURE 36

FIGURE 3. Output Tap Options

#### **OPERATING CHARACTERISTICS**

All specifications, except bit lengths, are the same as those of other MM4000/MM5000 series dynamic shift registers with the same number of I/O stages.

Clock-line capacitance, power dissipation, as well as other AC and DC parameters, are independent of the lengths programmed. This is accomplished by standardizing clock and supply wiring patterns to achieve minimum turnaround time and cost.

The MM4007/MM5007 and MM4019/MM5019 are fabricated using a low-threshold, p-channel enhancement-mode technology developed for the MM4000/MM5000 series of registers. This means that they are bipolar compatible, sensing TTL or DTL data without input pull-up resistors and driving TTL or DTL loads without output pull-down resistors. They operate on standard +5V and -12V supplies. The clock frequency range is also the same, from 300 Hz to 2.5 MHz, guaranteed

Either TO-99 or dual-in-line packages may be specified. MM4007 and MM4019 operate at -55°C to +125°C. MM5007 and MM5019 are commerical types, specified for -25°C to +70°C.





## **App Notes/Briefs**

DOUBLE-CLOCKING CUTS STANDARD REGISTERS TO NON-STANDARD SIZES

#### INTRODUCTION

It may be more economical to make a standard MOS register appear shorter, logically, than to have a special register made to order. A double-clocking technique uses up the unwanted length by causing input bits to be stored twice and then to be read out as individual bits when they reach the end of the register.

Figure 1 shows the clock format. A double clock applied for N of the normal input data intervals at a fixed portion of the total recirculation time




FIGURE 1. Clock rate is doubled for N data input periods to make the register appear shorter by N bits, and then resumes normal frequency.

will shorten the register by N stages and clock periods. If N is 2, a 1-0 input data sequence would be stored as 1-1-0-0. Since these appear as the output at the time the clock is again doubled, the output gate only detects 1-0.

Suppose a parallel array of eight 1991-bit registers is needed to store 1991 8-bit words in a buffer memory. Each could be a subassembly as in Figure 2. The MM5013 and MM5016 are standard 1024-bit and 512-bit register and the MM5019 is mask-programmed to order in sizes up to single 512 or dual 256-bits.

The design in Figure 3 provides the same length with two MM5013 registers. The eight registers are assembled with 16 instead of 24 packages.

Also, the second MM5013 costs less than an MM5016/MM5019 combination (the longer the register the less the cost per bit). The only addition to overhead logic is the decoder and dual clock generator formed with the logic in the dotted lines—one DM7473 dual J-K flip-flop and half a package each of DM7400 and DM7420 gates.

In the example, N = 2048 – 1991, or 57. Therefore, the registers should be clocked at double frequency for the first 57 data periods of the recirculation time. The extra logic decodes the bit-counter output and generates the 114 clocks needed.

There are some limitations to this technique. Obviously, the normal rate should not be more than half the maximum clock rate for the registers




FIGURE 2. Mask-programmable MM5019 register may be used to assemble odd-length registers.

used. Also, if too many bits are subtracted, the clock-drive loading may be affected adversely. The driver power requirement is proportional to average frequency. In the example, it is increased by (2048/1991) or 2.8%, which has little effect. But if an MM5016 was shortened from 512 to 397 bits, the increase in power would be 28%. In

this case, instead of shortening the MM5016, it may be more practical to order an MM5019 at the desired length. At still shorter lengths, the MM5007 mask-programmable dual 100-bit programmable register should be considered. Generally speaking, double-clocking becomes more cost-effective when the system register length is long.




FIGURE 3. A 2048-bit register is made to appear only 1991 bits long by the logic within the dotted lines.



## **Definition of Terms**

Clock Repetition Rate: The range of clock frequencies for which register operation is guaranteed.

Clock Frequency  $\phi_f$ : The range of clock frequencies which register operation is guaranteed. Maximum clock frequencies are dependent upon minimum and maximum clock pulse width restrictions, as presented by the Guaranteed Operating Curves.

**Clock Delay**  $\phi_{\mathbf{d}}$ :  $\phi_{\mathbf{d}}$  is defined to be that minimum amount of time that must expire after  $\phi_1$  has undergone a  $V_{\phi L}$  to  $V_{\phi H}$  transition and the start of a  $\phi_2$   $V_{\phi H}$  to  $V_{\phi L}$  transition. The same spacings apply, when  $\phi_2$  precedes  $\phi_1$ .

Clock Phase Delay  $\phi_{\mathbf{d}}$ ,  $\overline{\phi_{\mathbf{d}}}$ : The time between the  $V_{\phi H}$  levels of  $\phi_{IN}$  and  $\phi_{OUT}$ .  $\phi_{\mathbf{d}}$  is the time between the trailing edge of  $\phi_{IN}$  and the leading edge of  $\phi_{OUT}$ .  $\overline{\phi_{\mathbf{d}}}$  is the time between the trailing edge of  $\phi_{OUT}$  and the leading edge of  $\phi_{IN}$ .

Clock Pulse Risetime,  $t_{r\phi}$ : The time delay between the 10% and 90% voltage points on the clock pulse as it traverses between its logic  $V_{\phi L}$  and logic  $V_{\phi H}$ 

Clock Pulse Falltime,  $t_{f\phi}$ : The time delay between the 10% to 90% voltage points on the clock pulse as it traverses between its logic  $V_{\phi H}$  and logic  $V_{\phi L}$  levels

Clock Pulse Width,  $\phi_{\text{PW}}$ : The duration of time that the clock pulse is greater than 1.5V.

Clock Input Levels: The voltage levels (logic  $V_{\phi L}$  or  $V_{\phi H}$ ) which the clock driver must assume to insure proper device operation.

Clock Control Setup Time, tes: The time prior to the clock Low to High transition at which the clock control must be at its desired logic level.

Clock Control Hold Time, t<sub>ch</sub>: The time after the High to Low transition for which the clock control must be held at its desired logic level.

Data Setup Time, t<sub>ds</sub>: The time prior to the clock High to Low transition at which the data input level must be present to guarantee being clocked into the register by that clock pulse.

Data Pulse Width,  $t_{dw}$ : The time during which the data pulse is in its  $V_{1H}$  or  $V_{1L}$  state.

Data Hold Time, t<sub>dh</sub>: The time after the clock High to Low transition which the data input level must be held to guarantee being clocked into the register by that clock pulse.

**Data Input Voltage Levels:** The voltage levels (logic  $V_{1L}$  or  $V_{1H}$ ) which the data input terminal must assume to insure proper logic inputs.

Data Output Voltage Levels: The output voltage levels (logic  $V_{OL}$  or  $V_{OH}$ ) which the output will assume under normal operating conditions.

Data Input Capacitance: The capacitance between the data input terminal and ground reference measured at 1 MHz.

Output Resistance to Ground: The resistance between the output terminal and ground with the output in the logic  $V_{OH}$  state.

Partial Bit Times  $T_{IN}$ ,  $T_{OUT}$ : The time between leading edges of clocks, measured at the  $V_{\phi H}$  levels.  $T_{IN}$  is the time between the leading edge of  $\phi_{IN}$  and the leading edge of  $\phi_{OUT}$ .  $T_{OUT}$  is the time between the leading edge of  $\phi_{OUT}$  and the leading edge of  $\phi_{OUT}$  and the leading edge of  $\phi_{IN}$ .

Output Sink Current: The current which flows into the output terminal of the register when the output is a logical low level. Conventional current flow is assumed.

Output Source Current: The current which flows out of the output terminal of the register when the output is a logical High level. Conventional current flow is assumed.

Output Voltage Levels: The logical Low level,  $V_{OL}$ , is the more negative level. This is the state in which the output is capable of sinking current. The logical High level,  $V_{OH}$ , is the more positive level. This is the state in which the output is capable of sourcing current.

 $V_{GG}$  Current Drain: The average current flow out of the  $V_{GG}$  terminal of the package with the output open circuited.

Power Supply Voltage, V<sub>GG</sub>: The negative power supply potential required for proper device operation; referenced to V<sub>SS</sub>.

Power Supply Return, V<sub>SS</sub>: The V<sub>SS</sub> terminal is the reference point for the device. It must always be the most positive potential applied to the device.

 $V_{SS}$  Current Drain: The average current flow into the  $V_{SS}$  terminal of the package. It is equal to the sum of the  $I_{GG}$  and  $I_{DD}$  currents.

Power Supply Voltage,  $V_{D\,D}$ : The negative power supply potential required for proper device operation, referenced to  $V_{SS}$ .

Clock Input Voltage Levels,  $V_{\phi H}V_{\phi L}$ : The voltage levels (logic "1" or "0") which the clock driver must assume to insure proper device operation.

Data Output Voltage Levels,  $V_{OH}$ ,  $V_{OL}$ : The output voltage levels (logic "1" or "0") which the output will assume with a specified load connected between output and  $V_{SS}$  line.

Data Input Voltage Levels, V<sub>IH</sub>V<sub>IL</sub>: The voltage levels (logic "1" or "0") which the data input terminal must assume to insure proper logic inputs.

Control Release Time,  $t_{cr}$ : The maximum time that a load command signal can be changed prior to the  $V_{\phi L}$  to  $V_{\phi H}$  transition of the output clock,  $\phi_{OUT}$ , without affecting the data during bit time  $t_n$ .

Control Initiate Window: The time in which a load command signal must be applied to affect bit time  $t_{\rm n}$ . This time extends from the start of  $t_{\rm cr}$  to the start of  $t_{\rm cs}$ .

**Control Hold Time:** The time that the load command signal must remain stable during  $t_n$  bit time. See control timing diagram.

# **Physical Dimensions**

#### **PACKAGES**

#### **DUAL-IN-LINE PACKAGES**

- (N) Devices ordered with "N" suffix are supplied in molded dual-in-line package. Molding material is EPOXY B, a highly reliable compound suitable for military as well as commercial temperature range applications. Lead material is Alloy 42 with a hot solder dipped surface to allow for ease of solderability.
- (J) Devices ordered with the "J" suffix are supplied in either the 14-pin, 16-pin, or 24-pin ceramic dualin-line package. The body of the package is made of ceramic and hermeticity is accomplished through a high temperature sealing of the package. Lead material is tin-plated kovar.
- (D) Devices ordered with the "D" suffix are supplied in glass/metal dual-in-line package. The top and bottom of the package are gold-plated kovar as are the leads. The side walls are glass, through which the leads extend forming a hermetic seal.
- (Q) Devices ordered with the "Q" suffix are supplied in a glass/metal dual-in-line with a quartz cover.


#### **METAL CAN PACKAGES**


- (H) Devices ordered with the "H" suffix are supplied in either 4-pin TO-72 style, 8-pin or 10-pin TO-5 style metal can package. The cap is chrome-plated kovar and the leads are gold-plated kovar.
- (G) Devices ordered with the "G" suffix are supplied in a 12-pin TO-8 style metal can package. The cap is chrome-plated kovar and the leads are gold plated kovar.


#### **FLAT PACKAGES**


- (W) Devices ordered with the "W" suffix are supplied in the 14-pin, ceramic flat package. The body of the package is made of ceramic and hermeticity is accomplished through a high temperature sealing of the package. Lead material is tin-plated kovar.
- (F) Devices ordered with the "F" suffix are supplied in the 14-pin, glass/metal flat package. The top and bottom of the package are gold-plated kovar as are the leads. The side walls are glass, through which the leads extend forming a hermetic seal.


Note. All dimensions expressed as inches (millimeters)
























Package 21 24-Lead Quartz Lid Cavity DIP (Q) NS Package Number D24C






Package 22 4-Lead TO-72 Metal Can Package (H) NS Package Number H04C







Package 25A 10-Lead Flat Package (F) NS Package Number F10A



Package 26 14-Lead Flat Package (F) NS Package Number F14B



Package 27 14-Lead Flat Package (W) NS Package Number W14 A



Package 28 16-Lead Flat Package (W) NS Package Number W16A

# The Data Bookshelf: Tools For The Design Engineer

National Semiconductor's Data Bookshelf is a compendium of information about a product line unmatched in its breadth in the industry. The many Data Books referenced here represent National's entire line of devices, devices that span the entire spectrum of semiconductor processes, and that range from the simplest of discrete transistors to microprocessors — those most-sophisticated marvels of modern integrated-circuit technology.

Active and passive devices and circuits; hybrid and monolithic structures; discrete and integrated components . . . Complete electrical and mechanical specifications; charts, graphs, and tables; test circuits and waveforms; design and application information . . . Whatever you need you'll find in the designer's ultimate reference source — National Semiconductor's Data Bookshelf.

## Ordering Information

All orders must be prepaid. Domestic orders must be accompanied by a check or a money order made payable to National Semiconductor Corp.; orders destined for shipment outside of the U.S. must be accompanied by U.S. funds. Orders will be shipped by postage-paid Third Class mail. Please allow approximately 6-8 weeks for domestic delivery, longer for delivery outside of the U.S.

# DATA BOOKSHELF ORDER FORM.

Please send me the volumes of the National Semiconductor DATA BOOKSHELF that I have selected below. I have enclosed a check or money order for the total amount of the order, made payable to National Semiconductor Corporation.

Name_			· · · · · · · · · · · · · · · · · · ·		·
Street	Address		****		The state of the s
City		State/Count	ry		Zip
	00 k2 @ saigo	Audio Handbook, 4/76	Total 9	œ.	
		CMOS Databook, 77			
	·	FET Databook, 77			
		Interface Databook, 10/75			
		Linear Applications, Vol. I, 2/73			
		Linear Applications, Vol. II, 7/76			
		Linear Databook, 6/76			
		Memory Databook, 1/76			
		PACE Designer's Guide, 1977			
	$_{-}$ copies @ \$4.00,	MOS/LSI Databook, 1977	Total S	\$	
	_ copies @ \$5.00,	8080A Microprocessor System Design Manual, 3/77	Total	\$	
	_ copies @ \$5.00,	PACE Microprocessor Assembly Language Programming Manual, 1/77.	Total \$	\$	
	_ copies @ \$5.00,	PACE Microprocessor System Design Manual, 3/77	Total S	\$	
	_ copies @ \$3.00,	Power Transistor Databook, 1977	Total S	\$	
	_ copies @ \$5.00,	SC/MP Microprocessor Applications Handbook, 1977	Total	B	
<u> </u>	_ copies @ \$5.00,	SC/MP Microprocessor Assembly Language Programming Manual	Total S	<b>B</b>	
	_ copies @ \$3.00,	Special Function Databook, 4/76	Total 9	\$	
-	_ copies @ \$4.00,	TTL Databook, 2/76	Total S	<b>5</b>	
	_ copies @ \$3.00,	Voltage Regulator Handbook, 5/75	Total \$	<b>\$</b>	
			Subtotal 5		
		(California Residents Add 69	% Sales Tax*)	\$	
*(San F	rancisco Bay Area	Residents Add 61/2% Sales Tax)	Grand Total	\$	

## MAIL TO:

NATIONAL SEMICONDUCTOR CORP., c/o MIKE SMITH P. O. BOX 60876, SUNNYVALE, CA. 94088

Postage will be paid by National Semiconductor Corp. Please allow 6-8 weeks for delivery.



National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara. California 95051 (408) 737-5000 TWX: 910-339-9240

National Semiconductor GmbH 808 Fuerstenfeldbruck Industriestrasse 10 West Germany Telephone: (08141) 1371 Telex: 05-27649

NS Electronics (HK) Ltd.
4 Hing Yip Street. 11th Floor
Kwun Tong
Kowloon, Hong Kong
Telephone: 3-411241-8
Telex: 73866 NSE HK HX

NS International Inc. Miyake Bldg. 6F, 1-9 Yotsuya Shinjuku-Ku Tokyo 160. Japan Telephone: 03-355-3711 Telex: J28592

NS Electronics Pty. Ltd. CNR-Stud Road & Mountain Highway Bayswater. Victoria 3153. Australia Telephone: 03-729-6333 Telex: 32096